OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [sparc/] [pcrel64.d] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius 
#as: -64 -K PIC
2 
#objdump: -Dr
3 
#name: pc relative 64-bit relocs
4 
 
5 
.*: +file format .*sparc.*
6 
 
7 
Disassembly of section .text:
8 
 
9 
0+ :
10 
   0:   01 00 00 00     nop
11 
   4:   01 00 00 00     nop
12 
 
13 
0+8 :
14 
   8:   01 00 00 00     nop
15 
Disassembly of section .data:
16 
 
17 
0+ <.data>:
18 
   0:   00 00 00 00     illtrap  0
19 
   4:   00 00 00 01     illtrap  0x1
20 
        ...
21 
                        8: R_SPARC_32   .text\+0x10
22 
                        c: R_SPARC_DISP32       .text\+0x10
23 
                        10: R_SPARC_32  .text\+0x14
24 
                        14: R_SPARC_DISP32      .text\+0x14
25 
                        18: R_SPARC_32  foo
26 
                        1c: R_SPARC_DISP32      foo
27 
                        20: R_SPARC_32  foo\+0x10
28 
                        24: R_SPARC_DISP32      foo\+0x10
29 
                        28: R_SPARC_64  .text\+0x8
30 
                        30: R_SPARC_DISP64      .text\+0x8
31 
                        38: R_SPARC_64  foo
32 
                        40: R_SPARC_DISP64      foo
33 
                        48: R_SPARC_64  foo\+0x10
34 
                        50: R_SPARC_DISP64      foo\+0x10
35 
                        58: R_SPARC_DISP8       .data\+0x18
36 
                        59: R_SPARC_DISP8       .data\+0x64
37 
                        5a: R_SPARC_DISP16      .data\+0x18
38 
                        5c: R_SPARC_DISP16      .data\+0x64
39 
  60:   00 02 00 00     illtrap  0x20000
40 
        ...

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.