URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [ld/] [emulparams/] [elf32iq2000.sh] - Blame information for rev 156

Details | Compare with Previous | View Log


MACHINE=
SCRIPT_NAME=iq2000
TEMPLATE_NAME=generic
EXTRA_EM_FILE=genelf
OUTPUT_FORMAT="elf32-iq2000"
DATA_ADDR=0x1000
TEXT_START_ADDR=0x80000000
ARCH=iq2000
MAXPAGESIZE=256
ENTRY=_start
EMBEDDED=yes
CTOR_START='__ctors = .;'
CTOR_END='__ctors_end = .;'
DTOR_START='__dtors = .;'
DTOR_END='__dtors_end = .;'
OTHER_RELOCATING_SECTIONS='PROVIDE (__stack = 0x1800);'

Line No.	Rev	Author	Line
1	38	julius	`MACHINE=`
2			`SCRIPT_NAME=iq2000`
3			`TEMPLATE_NAME=generic`
4			`EXTRA_EM_FILE=genelf`
5			`OUTPUT_FORMAT="elf32-iq2000"`
6			`DATA_ADDR=0x1000`
7			`TEXT_START_ADDR=0x80000000`
8			`ARCH=iq2000`
9			`MAXPAGESIZE=256`
10			`ENTRY=_start`
11			`EMBEDDED=yes`
12			`CTOR_START='__ctors = .;'`
13			`CTOR_END='__ctors_end = .;'`
14			`DTOR_START='__dtors = .;'`
15			`DTOR_END='__dtors_end = .;'`
16			`OTHER_RELOCATING_SECTIONS='PROVIDE (__stack = 0x1800);'`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [ld/] [emulparams/] [elf32iq2000.sh] - Blame information for rev 156