OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [ld/] [scripttempl/] [elf32xc16xs.sc] - Blame information for rev 449

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
cat <
2
OUTPUT_FORMAT("${OUTPUT_FORMAT}")
3
OUTPUT_ARCH(${ARCH})
4
ENTRY("_start")
5
MEMORY
6
{
7
        vectarea : o =0xc00000, l = 0x0300
8
 
9
        introm    : o = 0xc00300, l = 0x16000
10
        /* The stack starts at the top of main ram.  */
11
 
12
        dram   : o = 0x8000 , l = 0xffff
13
        /* At the very top of the address space is the 8-bit area.  */
14
 
15
         ldata  : o =0x4000 ,l = 0x0200
16
}
17
SECTIONS
18
{
19
/*.vects :
20
        {
21
        *(.vects)
22
       } ${RELOCATING+ > vectarea} */
23
.init :
24
        {
25
          *(.init)
26
        } ${RELOCATING+ >introm}
27
 
28
.text :
29
        {
30
          *(.rodata)
31
          *(.text.*)
32
          *(.text)
33
                  ${RELOCATING+ _etext = . ; }
34
        } ${RELOCATING+ > introm}
35
.data :
36
        {
37
          *(.data)
38
          *(.data.*)
39
 
40
          ${RELOCATING+ _edata = . ; }
41
        } ${RELOCATING+ > dram}
42
 
43
.bss :
44
        {
45
          ${RELOCATING+ _bss_start = . ;}
46
          *(.bss)
47
          *(COMMON)
48
          ${RELOCATING+ _end = . ;  }
49
        } ${RELOCATING+ > dram}
50
 
51
 .ldata :
52
         {
53
          *(.ldata)
54
         } ${RELOCATING+ > ldata}
55
 
56
 
57
  .vects :
58
          {
59
          *(.vects)
60
       } ${RELOCATING+ > vectarea}
61
 
62
 
63
}
64
EOF

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.