OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-alpha/] [tlsbin.dd] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#source: align.s
2
#source: tlsbinpic.s
3
#source: tlsbin.s
4
#as:
5
#ld: -melf64alpha
6
#objdump: -drj.text
7
#target: alpha*-*-*
8
 
9
.*: +file format elf64-alpha
10
 
11
Disassembly of section \.text:
12
 
13
0+120001000 :
14
   120001000:   02 00 bb 27     ldah    gp,2\(t12\)
15
   120001004:   c0 82 bd 23     lda     gp,-32064\(gp\)
16
   120001008:   3e 15 c2 43     subq    sp,0x10,sp
17
   12000100c:   00 00 5e b7     stq     ra,0\(sp\)
18
   120001010:   18 80 1d 22     lda     a0,-32744\(gp\)
19
   120001014:   08 80 7d a7     ldq     t12,-32760\(gp\)
20
   120001018:   00 40 5b 6b     jsr     ra,\(t12\),12000101c <.*>
21
   12000101c:   02 00 ba 27     ldah    gp,2\(ra\)
22
   120001020:   a4 82 bd 23     lda     gp,-32092\(gp\)
23
   120001024:   38 80 1d 22     lda     a0,-32712\(gp\)
24
   120001028:   08 80 7d a7     ldq     t12,-32760\(gp\)
25
   12000102c:   00 40 5b 6b     jsr     ra,\(t12\),120001030 <.*>
26
   120001030:   02 00 ba 27     ldah    gp,2\(ra\)
27
   120001034:   90 82 bd 23     lda     gp,-32112\(gp\)
28
   120001038:   28 80 1d 22     lda     a0,-32728\(gp\)
29
   12000103c:   08 80 7d a7     ldq     t12,-32760\(gp\)
30
   120001040:   00 40 5b 6b     jsr     ra,\(t12\),120001044 <.*>
31
   120001044:   02 00 ba 27     ldah    gp,2\(ra\)
32
   120001048:   7c 82 bd 23     lda     gp,-32132\(gp\)
33
   12000104c:   21 00 20 20     lda     t0,33\(v0\)
34
   120001050:   28 80 1d 22     lda     a0,-32728\(gp\)
35
   120001054:   08 80 7d a7     ldq     t12,-32760\(gp\)
36
   120001058:   00 40 5b 6b     jsr     ra,\(t12\),12000105c <.*>
37
   12000105c:   02 00 ba 27     ldah    gp,2\(ra\)
38
   120001060:   64 82 bd 23     lda     gp,-32156\(gp\)
39
   120001064:   40 00 20 20     lda     t0,64\(v0\)
40
   120001068:   46 00 20 20     lda     t0,70\(v0\)
41
   12000106c:   00 00 20 24     ldah    t0,0\(v0\)
42
   120001070:   4b 00 21 20     lda     t0,75\(t0\)
43
   120001074:   10 80 3d a4     ldq     t0,-32752\(gp\)
44
   120001078:   01 04 20 40     addq    t0,v0,t0
45
   12000107c:   00 00 5e a7     ldq     ra,0\(sp\)
46
   120001080:   1e 14 c2 43     addq    sp,0x10,sp
47
   120001084:   01 80 fa 6b     ret
48
 
49
0+120001088 <_start>:
50
   120001088:   9e 00 00 00     rduniq
51
   12000108c:   09 04 e0 47     mov     v0,s0
52
   120001090:   00 80 3d a4     ldq     t0,-32768\(gp\)
53
   120001094:   01 04 29 40     addq    t0,s0,t0
54
   120001098:   48 80 3d a4     ldq     t0,-32696\(gp\)
55
   12000109c:   01 04 29 40     addq    t0,s0,t0
56
   1200010a0:   10 00 29 20     lda     t0,16\(s0\)
57
   1200010a4:   96 00 29 20     lda     t0,150\(s0\)
58
   1200010a8:   00 00 29 24     ldah    t0,0\(s0\)
59
   1200010ac:   57 00 21 20     lda     t0,87\(t0\)
60
   1200010b0:   50 80 3d a4     ldq     t0,-32688\(gp\)
61
   1200010b4:   01 04 29 40     addq    t0,s0,t0
62
   1200010b8:   01 80 fa 6b     ret

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.