OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-h8300/] [relax-3.s] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius 
        .h8300s
2 
        .globl  _start
3 
_start:
4 
        # s3-s6 aren't valid 16-bit addresses.
5 
        mov.b   @s1:16,r0l
6 
        mov.b   @s2:16,r0l
7 
        mov.b   @s7:16,r0l
8 
        mov.b   @s8:16,r0l
9 
        mov.b   @s9:16,r0l
10 
        mov.b   @s10:16,r0l
11 
 
12 
        mov.b   @s1:32,r0l
13 
        mov.b   @s2:32,r0l
14 
        mov.b   @s3:32,r0l
15 
        mov.b   @s4:32,r0l
16 
        mov.b   @s5:32,r0l
17 
        mov.b   @s6:32,r0l
18 
        mov.b   @s7:32,r0l
19 
        mov.b   @s8:32,r0l
20 
        mov.b   @s9:32,r0l
21 
        mov.b   @s10:32,r0l
22 
 
23 
        .equ    s1,0
24 
        .equ    s2,0x7fff
25 
        .equ    s3,0x8000
26 
        .equ    s4,0xff00
27 
        .equ    s5,0xffff00
28 
        .equ    s6,0xffff7fff
29 
        .equ    s7,0xffff8000
30 
        .equ    s8,0xfffffeff
31 
        .equ    s9,0xffffff00
32 
        .equ    s10,0xffffffff

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.