OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [config/] [tc-frv.h] - Blame information for rev 299

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
/* tc-frv.h -- Header file for tc-frv.c.
2
   Copyright 2002, 2004, 2005, 2007, 2008, 2009
3
   Free Software Foundation, Inc.
4
 
5
   This file is part of GAS, the GNU Assembler.
6
 
7
   GAS is free software; you can redistribute it and/or modify
8
   it under the terms of the GNU General Public License as published by
9
   the Free Software Foundation; either version 3, or (at your option)
10
   any later version.
11
 
12
   GAS is distributed in the hope that it will be useful,
13
   but WITHOUT ANY WARRANTY; without even the implied warranty of
14
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
   GNU General Public License for more details.
16
 
17
   You should have received a copy of the GNU General Public License
18
   along with GAS; see the file COPYING.  If not, write to
19
   the Free Software Foundation, 51 Franklin Street - Fifth Floor,
20
   Boston, MA 02110-1301, USA. */
21
 
22
#define TC_FRV
23
 
24
#define LISTING_HEADER "FRV GAS "
25
 
26
/* The target BFD architecture.  */
27
#define TARGET_ARCH bfd_arch_frv
28
 
29
#define TARGET_FORMAT (frv_md_fdpic_enabled () \
30
                       ? "elf32-frvfdpic" : "elf32-frv")
31
extern bfd_boolean frv_md_fdpic_enabled (void);
32
 
33
#define TARGET_BYTES_BIG_ENDIAN 1
34
 
35
/* Permit temporary numeric labels.  */
36
#define LOCAL_LABELS_FB 1
37
 
38
#define DIFF_EXPR_OK            /* .-foo gets turned into PC relative relocs */
39
 
40
/* We don't need to handle .word strangely.  */
41
#define WORKING_DOT_WORD
42
 
43
/* Values passed to md_apply_fix don't include the symbol value.  */
44
#define MD_APPLY_SYM_VALUE(FIX) 0
45
 
46
extern void frv_tomcat_workaround (void);
47
#define md_cleanup frv_tomcat_workaround
48
 
49
#define md_number_to_chars frv_md_number_to_chars
50
extern void frv_md_number_to_chars (char *, valueT, int);
51
 
52
extern long frv_relax_frag (fragS *, long);
53
#define md_relax_frag(segment, fragP, stretch) frv_relax_frag(fragP, stretch)
54
 
55
#define tc_fix_adjustable(FIX) frv_fix_adjustable (FIX)
56
struct fix;
57
extern bfd_boolean frv_fix_adjustable (struct fix *);
58
 
59
/* When relaxing, we need to emit various relocs we otherwise wouldn't.  */
60
#define TC_FORCE_RELOCATION(fix) frv_force_relocation (fix)
61
extern int frv_force_relocation (struct fix *);
62
 
63
/* If we simplify subtractions that aren't SUB_SAME or SUB_ABS, we end
64
   up with PCrel fixups, but since we don't have any PCrel relocs, we
65
   crash.  Preventing simplification gets us a good, early error.  */
66
#define TC_FORCE_RELOCATION_SUB_LOCAL(FIX, SEG) 1
67
 
68
#undef GAS_CGEN_MAX_FIXUPS
69
#define GAS_CGEN_MAX_FIXUPS 1
70
 
71
void frv_frob_label (symbolS *);
72
#define tc_frob_label(sym) frv_frob_label(sym)
73
 
74
#define tc_gen_reloc gas_cgen_tc_gen_reloc
75
 
76
#define md_cgen_record_fixup_exp frv_cgen_record_fixup_exp
77
 
78
/* Call md_pcrel_from_section(), not md_pcrel_from().  */
79
#define MD_PCREL_FROM_SECTION(FIX, SEC) md_pcrel_from_section (FIX, SEC)
80
extern long md_pcrel_from_section (struct fix *, segT);
81
 
82
/* After all of the symbols have been adjusted, go over the file looking
83
   for any relocations that pic won't support.  */
84
#define tc_frob_file() frv_frob_file ()
85
extern void frv_frob_file (void);
86
 
87
/* We don't want 0x00 for code alignment because this generates `add.p
88
   gr0, gr0, gr0' patterns.  Although it's fine as a nop instruction,
89
   it has the VLIW packing bit set, which means if you have a bunch of
90
   them in a row and attempt to execute them, you'll exceed the VLIW
91
   capacity and fail.  This also gets GDB confused sometimes, because
92
   it won't set breakpoints in instructions other than the first of a
93
   VLIW pack, so you used to be unable to set a breakpoint in the
94
   initial instruction of a function that followed such
95
   alignment-introduced instructions.
96
 
97
   We could have arranged to emit `nop' instructions (0x80880000),
98
   maybe even VLIW-pack sequences of nop instructions as much as
99
   possible for the selected machine type, just in case the alignment
100
   code actually happens to run, but this is probably too much effort
101
   for little gain.  This code is not meant to be run anyway, so just
102
   emit nops.  */
103
#define MAX_MEM_FOR_RS_ALIGN_CODE (3 + 4)
104
#define HANDLE_ALIGN(FRAGP) do                                          \
105
  if ((FRAGP)->fr_type == rs_align_code)                                \
106
    {                                                                   \
107
      valueT count = ((FRAGP)->fr_next->fr_address                      \
108
                      - ((FRAGP)->fr_address + (FRAGP)->fr_fix));       \
109
      char *dest = (FRAGP)->fr_literal + (FRAGP)->fr_fix;               \
110
      if ((count & 3) != 0)                                              \
111
        {                                                               \
112
          memset (dest, 0, (count & 3));                         \
113
          (FRAGP)->fr_fix += (count & 3);                               \
114
          dest += (count & 3);                                          \
115
          count -= (count & 3);                                         \
116
        }                                                               \
117
      if (count)                                                        \
118
        {                                                               \
119
          (FRAGP)->fr_var = 4;                                          \
120
          *dest++ = 0x80;                                               \
121
          *dest++ = 0x88;                                               \
122
          *dest++ = 0x00;                                               \
123
          *dest++ = 0x00;                                               \
124
        }                                                               \
125
    }                                                                   \
126
 while (0)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.