OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [arm/] [adrl.d] - Blame information for rev 205

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#objdump: -dr --prefix-addresses --show-raw-insn
2
#name: ADRL
3
 
4
# Test the `ADRL' pseudo-op
5
 
6
.*: +file format .*arm.*
7
 
8
Disassembly of section .text:
9
        ...
10
0+2000 <.*> e24f0008        sub     r0, pc, #8
11
0+2004 <.*> e2400c20        sub     r0, r0, #8192   ; 0x2000
12
0+2008 <.*> e28f0020        add     r0, pc, #32
13
0+200c <.*> e2800c20        add     r0, r0, #8192   ; 0x2000
14
0+2010 <.*> e24f0018        sub     r0, pc, #24
15
0+2014 <.*> e1a00000        nop                     ; \(mov r0, r0\)
16
0+2018 <.*> e28f0008        add     r0, pc, #8
17
0+201c <.*> e1a00000        nop                     ; \(mov r0, r0\)
18
0+2020 <.*> 028f0000        addeq   r0, pc, #0
19
0+2024 <.*> e1a00000        nop                     ; \(mov r0, r0\)
20
0+2028 <.*> e24f0030        sub     r0, pc, #48     ; 0x30
21
0+202c <.*> e2400c20        sub     r0, r0, #8192   ; 0x2000
22
0+2030 <.*> e28f0c21        add     r0, pc, #8448   ; 0x2100
23
0+2034 <.*> e1a00000        nop                     ; \(mov r0, r0\)
24
        ...
25
0+4030 <.*> e28fec01        add     lr, pc, #256    ; 0x100
26
        ...
27
        ...

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.