OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [arm/] [align.d] - Blame information for rev 205

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
# name: ARM V6t2 Alignment
2
# as: -march=armv6kt2
3
# objdump: -dr --prefix-addresses --show-raw-insn
4
#skip: *-*-*coff *-*-pe *-*-wince *-*-*aout* *-*-netbsd *-*-riscix*
5
 
6
.*: +file format .*arm.*
7
 
8
Disassembly of section .text:
9
0+000 <[^>]*> bf00          nop
10
0+002 <[^>]*> 4611          mov     r1, r2
11
0+004 <[^>]*> f3af 8000     nop.w
12
0+008 <[^>]*> f3af 8000     nop.w
13
0+00c <[^>]*> f3af 8000     nop.w
14
0+010 <[^>]*> 4611          mov     r1, r2
15
0+012 <[^>]*> bf00          nop
16
0+014 <[^>]*> f3af 8000     nop.w
17
0+018 <[^>]*> e320f000      nop     \{0\}
18
0+01c <[^>]*> e1a01002      mov     r1, r2
19
0+020 <[^>]*> e1a01002      mov     r1, r2
20
0+024 <[^>]*> e320f000      nop     \{0\}
21
0+028 <[^>]*> e320f000      nop     \{0\}
22
0+02c <[^>]*> e320f000      nop     \{0\}
23
0+030 <[^>]*> e320f000      nop     \{0\}
24
0+034 <[^>]*> e320f000      nop     \{0\}
25
0+038 <[^>]*> e320f000      nop     \{0\}
26
0+03c <[^>]*> e320f000      nop     \{0\}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.