OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [arm/] [arch4t-eabi.d] - Blame information for rev 205

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
# name: ARM architecture 4t instructions (EABI)
2
# as: -march=armv4t
3
# objdump: -dr --prefix-addresses --show-raw-insn
4
# source: arch4t.s
5
# target: *-*-*eabi *-*-symbianelf
6
 
7
.*: +file format .*arm.*
8
 
9
Disassembly of section .text:
10
0+00 <[^>]+> e12fff10 ?     bx      r0
11
.*: R_ARM_V4BX.*
12
0+04 <[^>]+> 012fff11 ?     bxeq    r1
13
.*: R_ARM_V4BX.*
14
0+08 <[^>]+> e15f30b8 ?     ldrh    r3, \[pc, #-8\] ; 0+08 <[^>]+>
15
0+0c <[^>]+> e1d540f0 ?     ldrsh   r4, \[r5\]
16
0+10 <[^>]+> e19140d3 ?     ldrsb   r4, \[r1, r3\]
17
0+14 <[^>]+> e1b410f4 ?     ldrsh   r1, \[r4, r4\]!
18
0+18 <[^>]+> 011510d3 ?     ldrsbeq r1, \[r5, -r3\]
19
0+1c <[^>]+> 109620b7 ?     ldrhne  r2, \[r6\], r7
20
0+20 <[^>]+> 309720f8 ?     ldrshcc r2, \[r7\], r8
21
0+24 <[^>]+> e1d32fdf ?     ldrsb   r2, \[r3, #255\].*
22
0+28 <[^>]+> e1541ffa ?     ldrsh   r1, \[r4, #-250\].*
23
0+2c <[^>]+> e1d51fd0 ?     ldrsb   r1, \[r5, #240\].*
24
0+30 <[^>]+> e1cf23b0 ?     strh    r2, \[pc, #48\] ; 0+68 <[^>]+>
25
0+34 <[^>]+> 11c330b0 ?     strhne  r3, \[r3\]
26
0+38 <[^>]+> e328f002 ?     msr     CPSR_f, #2
27
0+3c <[^>]+> e121f003 ?     msr     CPSR_c, r3
28
0+40 <[^>]+> e122f004 ?     msr     CPSR_x, r4
29
0+44 <[^>]+> e124f005 ?     msr     CPSR_s, r5
30
0+48 <[^>]+> e128f006 ?     msr     CPSR_f, r6
31
0+4c <[^>]+> e129f007 ?     msr     CPSR_fc, r7
32
0+50 <[^>]+> e368f004 ?     msr     SPSR_f, #4
33
0+54 <[^>]+> e161f008 ?     msr     SPSR_c, r8
34
0+58 <[^>]+> e162f009 ?     msr     SPSR_x, r9
35
0+5c <[^>]+> e164f00a ?     msr     SPSR_s, sl
36
0+60 <[^>]+> e168f00b ?     msr     SPSR_f, fp
37
0+64 <[^>]+> e169f00c ?     msr     SPSR_fc, ip
38
0+68 <[^>]+> e1a00000 ?     nop                     ; \(mov r0, r0\)
39
0+6c <[^>]+> e1a00000 ?     nop                     ; \(mov r0, r0\)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.