OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [arm/] [arch7.s] - Blame information for rev 205

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
        # ARMV7 instructions
2
        .text
3
        .arch armv7r
4
label1:
5
        pli     [r6, r8]
6
        pli     [r9, r7]
7
        pli     [r0, r1, lsl #2]
8
        pli     [r5]
9
        pli     [r5, #4095]
10
        pli     [r5, #-4095]
11
 
12
        dbg     #0
13
        dbg     #15
14
        dmb
15
        dmb     sy
16
        dsb
17
        dsb     sy
18
        dsb     un
19
        dsb     st
20
        dsb     unst
21
        isb
22
        isb     sy
23
        .thumb
24
        .thumb_func
25
label2:
26
        pli     [r6, r8]
27
        pli     [r9, r7]
28
        pli     [r0, r1, lsl #2]
29
        pli     [r5]
30
        pli     [r5, #4095]
31
        pli     [r5, #-255]
32
        pli     [pc, #4095]
33
        pli     [pc, #-4095]
34
 
35
        dbg     #0
36
        dbg     #15
37
        dmb
38
        dmb     sy
39
        dsb
40
        dsb     sy
41
        dsb     un
42
        dsb     st
43
        dsb     unst
44
        isb
45
        isb     sy
46
 
47
        sdiv    r6, r9, r12
48
        sdiv    r9, r6, r3
49
        udiv    r9, r6, r3
50
        udiv    r6, r9, r12
51
        .arch armv7m
52
        mrs     r0, apsr
53
        mrs     r0, iapsr
54
        mrs     r0, eapsr
55
        mrs     r0, psr
56
        mrs     r0, ipsr
57
        mrs     r0, epsr
58
        mrs     r0, iepsr
59
        mrs     r0, msp
60
        mrs     r0, psp
61
        mrs     r0, primask
62
        mrs     r0, basepri
63
        mrs     r0, basepri_max
64
        mrs     r0, faultmask
65
        mrs     r0, control
66
        msr     apsr, r0
67
        msr     iapsr, r0
68
        msr     eapsr, r0
69
        msr     psr, r0
70
        msr     ipsr, r0
71
        msr     epsr, r0
72
        msr     iepsr, r0
73
        msr     msp, r0
74
        msr     psp, r0
75
        msr     primask, r0
76
        msr     basepri, r0
77
        msr     basepri_max, r0
78
        msr     faultmask, r0
79
        msr     control, r0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.