URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
205 |
julius |
#name: Local BLX instructions
|
| 2 |
|
|
#objdump: -drw --prefix-addresses --show-raw-insn
|
| 3 |
|
|
#skip: *-*-*coff *-*-pe *-*-wince *-*-*aout* *-*-netbsd *-*-riscix* *-*-elf
|
| 4 |
|
|
#as:
|
| 5 |
|
|
# stderr: blx-local.l
|
| 6 |
|
|
# Test assembler resolution of blx and bl instructions in ARM mode.
|
| 7 |
|
|
.*: +file format .*arm.*
|
| 8 |
|
|
|
| 9 |
|
|
Disassembly of section .text:
|
| 10 |
|
|
0+00 <[^>]*> fa000006 blx 00000020
|
| 11 |
|
|
0+04 <[^>]*> eb000007 bl 00000028
|
| 12 |
|
|
0+08 <[^>]*> fa000004 blx 00000020
|
| 13 |
|
|
0+0c <[^>]*> eb000005 bl 00000028
|
| 14 |
|
|
0+10 <[^>]*> fa00000b blx 00000044
|
| 15 |
|
|
0+14 <[^>]*> eb00000a bl 00000044
|
| 16 |
|
|
0+18 <[^>]*> fa000001 blx 00000024
|
| 17 |
|
|
0+1c <[^>]*> eb000000 bl 00000024
|
| 18 |
|
|
0+20 <[^>]*> 46c0 nop ; \(mov r8, r8\)
|
| 19 |
|
|
0+22 <[^>]*> 46c0 nop ; \(mov r8, r8\)
|
| 20 |
|
|
0+24 <[^>]*> 46c0 nop ; \(mov r8, r8\)
|
| 21 |
|
|
0+26 <[^>]*> 46c0 nop ; \(mov r8, r8\)
|
| 22 |
|
|
0+28 <[^>]*> 0bfffffd bleq 00000024
|
| 23 |
|
|
0+2c <[^>]*> 0afffffc beq 00000024
|
| 24 |
|
|
0+30 <[^>]*> eafffffb b 00000024
|
| 25 |
|
|
0+34 <[^>]*> 0bfffffe bleq 00000020 34: R_ARM_JUMP24 foo
|
| 26 |
|
|
0+38 <[^>]*> 0afffffe beq 00000020 38: R_ARM_JUMP24 foo
|
| 27 |
|
|
0+3c <[^>]*> eafffffe b 00000020 3c: R_ARM_JUMP24 foo
|
| 28 |
|
|
0+40 <[^>]*> e1a00000 nop ; \(mov r0, r0\)
|
| 29 |
|
|
0+44 <[^>]*> e1a00000 nop ; \(mov r0, r0\)
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.