URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [arm/] [half-prec-psyntax.d] - Blame information for rev 304

Go to most recent revision | Details | Compare with Previous | View Log


# objdump: -dr --prefix-addresses --show-raw-insn
#name: Half-precision instructions (programmer's syntax)
#as: -mfpu=neon-fp16
 
.*: +file format .*arm.*
 
.*
0+00 <[^>]*> f3b60602       vcvt\.f16\.f32  d0, q1
0+04 <[^>]*> f3b6a706       vcvt\.f32\.f16  q5, d6
0+08 <[^>]*> eeb21ae2       vcvtt\.f32\.f16 s2, s5
0+0c <[^>]*> eeb21a62       vcvtb\.f32\.f16 s2, s5
0+10 <[^>]*> eeb31ae2       vcvtt\.f16\.f32 s2, s5
0+14 <[^>]*> eeb31a62       vcvtb\.f16\.f32 s2, s5

Line No.	Rev	Author	Line
1	205	julius	`# objdump: -dr --prefix-addresses --show-raw-insn`
2			`#name: Half-precision instructions (programmer's syntax)`
3			`#as: -mfpu=neon-fp16`
4
5			`.: +file format .arm.*`
6
7			`.*`
8			`0+00 <[^>]*> f3b60602 vcvt\.f16\.f32 d0, q1`
9			`0+04 <[^>]*> f3b6a706 vcvt\.f32\.f16 q5, d6`
10			`0+08 <[^>]*> eeb21ae2 vcvtt\.f32\.f16 s2, s5`
11			`0+0c <[^>]*> eeb21a62 vcvtb\.f32\.f16 s2, s5`
12			`0+10 <[^>]*> eeb31ae2 vcvtt\.f16\.f32 s2, s5`
13			`0+14 <[^>]*> eeb31a62 vcvtb\.f16\.f32 s2, s5`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [arm/] [half-prec-psyntax.d] - Blame information for rev 304