OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [arm/] [req.l] - Blame information for rev 205

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
[^:]*: Assembler messages:
2
[^:]*:18: Error: ARM register expected -- `add foo,foo,foo'
3
[^:]*:21: Warning: ignoring attempt to undefine built-in register 'r0'
4
[^:]*:41: Warning: ignoring redefinition of register alias 'FOO'

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.