OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [arm/] [thumb-w-good.d] - Blame information for rev 205

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#name: Wide instruction acceptance in Thumb-2 cores
2
#objdump: -d --prefix-addresses --show-raw-insn
3
#skip: *-*-*coff *-*-pe *-*-wince *-*-*aout* *-*-netbsd *-*-riscix*
4
 
5
.*: +file format .*arm.*
6
 
7
Disassembly of section .text:
8
00000000 <.text> f7ff fffe     bl      00000000 
9
00000004 <.text\+0x4> f3ef 8000     mrs     r0, CPSR

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.