URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [arm/] [thumb-w-good.d] - Blame information for rev 219

Go to most recent revision | Details | Compare with Previous | View Log


#name: Wide instruction acceptance in Thumb-2 cores
#objdump: -d --prefix-addresses --show-raw-insn
#skip: *-*-*coff *-*-pe *-*-wince *-*-*aout* *-*-netbsd *-*-riscix*
 
.*: +file format .*arm.*
 
Disassembly of section .text:
00000000 <.text> f7ff fffe     bl      00000000 
00000004 <.text\+0x4> f3ef 8000     mrs     r0, CPSR

Line No.	Rev	Author	Line
1	205	julius	`#name: Wide instruction acceptance in Thumb-2 cores`
2			`#objdump: -d --prefix-addresses --show-raw-insn`
3			`#skip: --coff --pe --wince --aout* --netbsd --riscix*`
4
5			`.: +file format .arm.*`
6
7			`Disassembly of section .text:`
8			`00000000 <.text> f7ff fffe bl 00000000`
9			`00000004 <.text\+0x4> f3ef 8000 mrs r0, CPSR`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [arm/] [thumb-w-good.d] - Blame information for rev 219