OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [arm/] [vfp-neon-overlap.d] - Blame information for rev 304

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
# name: VFP/Neon overlapping instructions
2
# as: -mfpu=vfp
3
# objdump: -dr --prefix-addresses --show-raw-insn
4
 
5
.*: +file format .*arm.*
6
 
7
Disassembly of section .text:
8
0[0-9a-f]+ <[^>]+> ec410b10         vmov    d0, r0, r1
9
0[0-9a-f]+ <[^>]+> ec410b10         vmov    d0, r0, r1
10
0[0-9a-f]+ <[^>]+> ec510b10         vmov    r0, r1, d0
11
0[0-9a-f]+ <[^>]+> ec510b10         vmov    r0, r1, d0
12
0[0-9a-f]+ <[^>]+> ec900b09         fldmiax r0, {d0-d3}(    ;@ Deprecated|)
13
0[0-9a-f]+ <[^>]+> ed300b09         fldmdbx r0!, {d0-d3}(   ;@ Deprecated|)
14
0[0-9a-f]+ <[^>]+> ec800b09         fstmiax r0, {d0-d3}(    ;@ Deprecated|)
15
0[0-9a-f]+ <[^>]+> ed200b09         fstmdbx r0!, {d0-d3}(   ;@ Deprecated|)
16
0[0-9a-f]+ <[^>]+> ed900b00         vldr    d0, \[r0\]
17
0[0-9a-f]+ <[^>]+> ed900b00         vldr    d0, \[r0\]
18
0[0-9a-f]+ <[^>]+> ed800b00         vstr    d0, \[r0\]
19
0[0-9a-f]+ <[^>]+> ed800b00         vstr    d0, \[r0\]
20
0[0-9a-f]+ <[^>]+> ec900b08         vldmia  r0, {d0-d3}
21
0[0-9a-f]+ <[^>]+> ec900b08         vldmia  r0, {d0-d3}
22
0[0-9a-f]+ <[^>]+> ed300b08         vldmdb  r0!, {d0-d3}
23
0[0-9a-f]+ <[^>]+> ed300b08         vldmdb  r0!, {d0-d3}
24
0[0-9a-f]+ <[^>]+> ec800b08         vstmia  r0, {d0-d3}
25
0[0-9a-f]+ <[^>]+> ec800b08         vstmia  r0, {d0-d3}
26
0[0-9a-f]+ <[^>]+> ed200b08         vstmdb  r0!, {d0-d3}
27
0[0-9a-f]+ <[^>]+> ed200b08         vstmdb  r0!, {d0-d3}
28
0[0-9a-f]+ <[^>]+> ee300b10         vmov\.32        r0, d0\[1\]
29
0[0-9a-f]+ <[^>]+> ee300b10         vmov\.32        r0, d0\[1\]
30
0[0-9a-f]+ <[^>]+> ee100b10         vmov\.32        r0, d0\[0\]
31
0[0-9a-f]+ <[^>]+> ee100b10         vmov\.32        r0, d0\[0\]
32
0[0-9a-f]+ <[^>]+> ee200b10         vmov\.32        d0\[1\], r0
33
0[0-9a-f]+ <[^>]+> ee200b10         vmov\.32        d0\[1\], r0
34
0[0-9a-f]+ <[^>]+> ee000b10         vmov\.32        d0\[0\], r0
35
0[0-9a-f]+ <[^>]+> ee000b10         vmov\.32        d0\[0\], r0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.