OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [bfin/] [arith_mode.d] - Blame information for rev 304

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#objdump: -dr
2
#name: arith_mode
3
.*: +file format .*
4
 
5
 
6
Disassembly of section .text:
7
 
8
00000000 <.text>:
9
   0:   03 c0 00 38     R0.L = A0;
10
   4:   83 c0 00 38     R0.L = A0 \(FU\);
11
   8:   03 c1 00 38     R0.L = A0 \(IS\);
12
   c:   83 c1 00 38     R0.L = A0 \(IU\);
13
  10:   43 c0 00 38     R0.L = A0 \(T\);
14
  14:   c3 c0 00 38     R0.L = A0 \(TFU\);
15
  18:   23 c0 00 38     R0.L = A0 \(S2RND\);
16
  1c:   23 c1 00 38     R0.L = A0 \(ISS2\);
17
  20:   63 c1 00 38     R0.L = A0 \(IH\);
18
  24:   0b c0 00 38     R0 = A0;
19
  28:   8b c0 00 38     R0 = A0 \(FU\);
20
  2c:   0b c1 00 38     R0 = A0 \(IS\);
21
  30:   8b c1 00 38     R0 = A0 \(IU\);
22
  34:   2b c0 00 38     R0 = A0 \(S2RND\);
23
  38:   2b c1 00 38     R0 = A0 \(ISS2\);
24
  3c:   04 c2 0a 40     R0.H = R1.L \* R2.H;
25
  40:   84 c2 0a 40     R0.H = R1.L \* R2.H \(FU\);
26
  44:   04 c3 0a 40     R0.H = R1.L \* R2.H \(IS\);
27
  48:   84 c3 0a 40     R0.H = R1.L \* R2.H \(IU\);
28
  4c:   44 c2 0a 40     R0.H = R1.L \* R2.H \(T\);
29
  50:   c4 c2 0a 40     R0.H = R1.L \* R2.H \(TFU\);
30
  54:   24 c2 0a 40     R0.H = R1.L \* R2.H \(S2RND\);
31
  58:   24 c3 0a 40     R0.H = R1.L \* R2.H \(ISS2\);
32
  5c:   64 c3 0a 40     R0.H = R1.L \* R2.H \(IH\);
33
  60:   08 c2 0a 22     R0 = R1.L \* R2.H;
34
  64:   88 c2 0a 22     R0 = R1.L \* R2.H \(FU\);
35
  68:   08 c3 0a 22     R0 = R1.L \* R2.H \(IS\);
36
  6c:   28 c2 0a 22     R0 = R1.L \* R2.H \(S2RND\);
37
  70:   28 c3 0a 22     R0 = R1.L \* R2.H \(ISS2\);
38
  74:   03 c0 0a 02     A0 = R1.L \* R2.H;
39
  78:   83 c0 0a 02     A0 = R1.L \* R2.H \(FU\);
40
  7c:   03 c1 0a 02     A0 = R1.L \* R2.H \(IS\);
41
  80:   63 c0 0a 02     A0 = R1.L \* R2.H \(W32\);
42
  84:   03 c0 0a 22     R0.L = \(A0 = R1.L \* R2.H\);
43
  88:   83 c0 0a 22     R0.L = \(A0 = R1.L \* R2.H\) \(FU\);
44
  8c:   03 c1 0a 22     R0.L = \(A0 = R1.L \* R2.H\) \(IS\);
45
  90:   83 c1 0a 22     R0.L = \(A0 = R1.L \* R2.H\) \(IU\);
46
  94:   43 c0 0a 22     R0.L = \(A0 = R1.L \* R2.H\) \(T\);
47
  98:   c3 c0 0a 22     R0.L = \(A0 = R1.L \* R2.H\) \(TFU\);
48
  9c:   23 c0 0a 22     R0.L = \(A0 = R1.L \* R2.H\) \(S2RND\);
49
  a0:   23 c1 0a 22     R0.L = \(A0 = R1.L \* R2.H\) \(ISS2\);
50
  a4:   63 c1 0a 22     R0.L = \(A0 = R1.L \* R2.H\) \(IH\);
51
  a8:   0b c0 0a 22     R0 = \(A0 = R1.L \* R2.H\);
52
  ac:   8b c0 0a 22     R0 = \(A0 = R1.L \* R2.H\) \(FU\);
53
  b0:   0b c1 0a 22     R0 = \(A0 = R1.L \* R2.H\) \(IS\);
54
  b4:   8b c1 0a 22     R0 = \(A0 = R1.L \* R2.H\) \(IU\);
55
  b8:   2b c0 0a 22     R0 = \(A0 = R1.L \* R2.H\) \(S2RND\);
56
  bc:   2b c1 0a 22     R0 = \(A0 = R1.L \* R2.H\) \(ISS2\);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.