OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [bfin/] [bit2.d] - Blame information for rev 277

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#objdump: -dr
2
#name: bit2
3
.*: +file format .*
4
 
5
Disassembly of section .text:
6
 
7
00000000 <.text>:
8
   0:   07 4c           BITCLR \(R7, 0x0\);.*
9
   2:   ff 4c           BITCLR \(R7, 0x1f\);.*
10
   4:   7f 4c           BITCLR \(R7, 0xf\);.*
11
   6:   01 4c           BITCLR \(R1, 0x0\);.*
12
   8:   0a 4c           BITCLR \(R2, 0x1\);.*
13
   a:   9b 4c           BITCLR \(R3, 0x13\);.*
14
   c:   07 4a           BITSET \(R7, 0x0\);.*
15
   e:   ff 4a           BITSET \(R7, 0x1f\);.*
16
  10:   7f 4a           BITSET \(R7, 0xf\);.*
17
  12:   01 4a           BITSET \(R1, 0x0\);.*
18
  14:   0a 4a           BITSET \(R2, 0x1\);.*
19
  16:   9b 4a           BITSET \(R3, 0x13\);.*
20
  18:   07 4b           BITTGL \(R7, 0x0\);.*
21
  1a:   ff 4b           BITTGL \(R7, 0x1f\);.*
22
  1c:   7f 4b           BITTGL \(R7, 0xf\);.*
23
  1e:   01 4b           BITTGL \(R1, 0x0\);.*
24
  20:   0a 4b           BITTGL \(R2, 0x1\);.*
25
  22:   9b 4b           BITTGL \(R3, 0x13\);.*
26
  24:   07 49           CC = BITTST \(R7, 0x0\);.*
27
  26:   ff 49           CC = BITTST \(R7, 0x1f\);.*
28
  28:   7f 49           CC = BITTST \(R7, 0xf\);.*
29
  2a:   01 49           CC = BITTST \(R1, 0x0\);.*
30
  2c:   0a 49           CC = BITTST \(R2, 0x1\);.*
31
  2e:   9b 49           CC = BITTST \(R3, 0x13\);.*
32
  30:   07 48           CC = !BITTST \(R7, 0x0\);.*
33
  32:   ff 48           CC = !BITTST \(R7, 0x1f\);.*
34
  34:   7f 48           CC = !BITTST \(R7, 0xf\);.*
35
  36:   01 48           CC = !BITTST \(R1, 0x0\);.*
36
  38:   0a 48           CC = !BITTST \(R2, 0x1\);.*
37
  3a:   9b 48           CC = !BITTST \(R3, 0x13\);.*
38
  3c:   0a c6 08 8e     R7 = DEPOSIT \(R0, R1\);
39
  40:   0a c6 0f 8e     R7 = DEPOSIT \(R7, R1\);
40
  44:   0a c6 3f 8e     R7 = DEPOSIT \(R7, R7\);
41
  48:   0a c6 08 82     R1 = DEPOSIT \(R0, R1\);
42
  4c:   0a c6 0f 84     R2 = DEPOSIT \(R7, R1\);
43
  50:   0a c6 3f 86     R3 = DEPOSIT \(R7, R7\);
44
  54:   0a c6 08 ce     R7 = DEPOSIT \(R0, R1\) \(X\);
45
  58:   0a c6 0f ce     R7 = DEPOSIT \(R7, R1\) \(X\);
46
  5c:   0a c6 3f ce     R7 = DEPOSIT \(R7, R7\) \(X\);
47
  60:   0a c6 08 c2     R1 = DEPOSIT \(R0, R1\) \(X\);
48
  64:   0a c6 0f c4     R2 = DEPOSIT \(R7, R1\) \(X\);
49
  68:   0a c6 3f c6     R3 = DEPOSIT \(R7, R7\) \(X\);
50
  6c:   0a c6 08 0e     R7 = EXTRACT \(R0, R1.L\) \(Z\);
51
  70:   0a c6 0f 0e     R7 = EXTRACT \(R7, R1.L\) \(Z\);
52
  74:   0a c6 3f 0e     R7 = EXTRACT \(R7, R7.L\) \(Z\);
53
  78:   0a c6 08 02     R1 = EXTRACT \(R0, R1.L\) \(Z\);
54
  7c:   0a c6 0f 04     R2 = EXTRACT \(R7, R1.L\) \(Z\);
55
  80:   0a c6 3f 06     R3 = EXTRACT \(R7, R7.L\) \(Z\);
56
  84:   0a c6 08 4e     R7 = EXTRACT \(R0, R1.L\) \(X\);
57
  88:   0a c6 0f 4e     R7 = EXTRACT \(R7, R1.L\) \(X\);
58
  8c:   0a c6 3f 4e     R7 = EXTRACT \(R7, R7.L\) \(X\);
59
  90:   0a c6 08 42     R1 = EXTRACT \(R0, R1.L\) \(X\);
60
  94:   0a c6 0f 44     R2 = EXTRACT \(R7, R1.L\) \(X\);
61
  98:   0a c6 3f 46     R3 = EXTRACT \(R7, R7.L\) \(X\);
62
  9c:   08 c6 01 00     BITMUX \(R0, R1, A0\) \(ASR\);
63
  a0:   08 c6 02 00     BITMUX \(R0, R2, A0\) \(ASR\);
64
  a4:   08 c6 0b 00     BITMUX \(R1, R3, A0\) \(ASR\);
65
  a8:   08 c6 01 40     BITMUX \(R0, R1, A0\) \(ASL\);
66
  ac:   08 c6 0a 40     BITMUX \(R1, R2, A0\) \(ASL\);
67
  b0:   06 c6 00 c0     R0.L = ONES R0;
68
  b4:   06 c6 01 c0     R0.L = ONES R1;
69
  b8:   06 c6 06 c2     R1.L = ONES R6;
70
  bc:   06 c6 07 c4     R2.L = ONES R7;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.