OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [cr16/] [mul_test.s] - Blame information for rev 438

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
        .text
2
        .global main
3
main:
4
        ###########
5
        # MULB imm4/imm16, reg
6
        ###########
7
        mulb    $0xf,r1
8
        mulb    $0xff,r2
9
        mulb    $0xfff,r1
10
        #mulb    $0xffff,r2 // CHCEK WITH CRASM 4.1
11
        mulb    $20,r1
12
        mulb    $10,r2
13
        ###########
14
        # MULB reg, reg
15
        ###########
16
        mulb    r1,r2
17
        mulb    r2,r3
18
        mulb    r3,r4
19
        mulb    r5,r6
20
        mulb    r6,r7
21
        mulb    r7,r8
22
        ###########
23
        # MULW imm4/imm16, reg
24
        ###########
25
        mulw    $0xf,r1
26
        mulw    $0xff,r2
27
        mulw    $0xfff,r1
28
        #mulw    $0xffff,r2 // CHCEK WITH CRASM 4.1
29
        mulw    $20,r1
30
        mulw    $10,r2
31
        ###########
32
        # MULW reg, reg
33
        ###########
34
        mulw    r1,r2
35
        mulw    r2,r3
36
        mulw    r3,r4
37
        mulw    r5,r6
38
        mulw    r6,r7
39
        mulw    r7,r8
40
        ###########
41
        # MULSB reg, reg
42
        ###########
43
        mulsb   r1,r2
44
        mulsb   r3,r4
45
        mulsb   r5,r6
46
        mulsb   r7,r8
47
        mulsb   r9,r10
48
        ###########
49
        # MULSW reg, regp
50
        ###########
51
        mulsw   r1,(r3,r2)
52
        mulsw   r3,(r4,r3)
53
        mulsw   r5,(r6,r5)
54
        mulsw   r7,(r8,r7)
55
        mulsw   r9,(r9,r8)
56
        #############################
57
        # MUC[q/u/s/]w reg, reg, regp
58
        #############################
59
        macqw   r1,r2,(r3,r2)
60
        macqw   r4,r5,(r5,r4)
61
        macuw   r1,r2,(r3,r2)
62
        macuw   r4,r5,(r8,r7)
63
        macsw   r1,r2,(r3,r2)
64
        macsw   r4,r5,(r7,r6)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.