OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [cr16/] [tbit_test.d] - Blame information for rev 438

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius 
#as:
2 
#objdump:  -dr
3 
#name:  tbit_test
4 
 
5 
.*: +file format .*
6 
 
7 
Disassembly of section .text:
8 
 
9 
00000000 
:
10 
   0:   00 06           tbit    \$0x0:s,r0
11 
   2:   11 06           tbit    \$0x1:s,r1
12 
   4:   22 06           tbit    \$0x2:s,r2
13 
   6:   33 06           tbit    \$0x3:s,r3
14 
   8:   44 06           tbit    \$0x4:s,r4
15 
   a:   55 06           tbit    \$0x5:s,r5
16 
   c:   66 06           tbit    \$0x6:s,r6
17 
   e:   77 06           tbit    \$0x7:s,r7
18 
  10:   88 06           tbit    \$0x8:s,r8
19 
  12:   99 06           tbit    \$0x9:s,r9
20 
  14:   aa 06           tbit    \$0xa:s,r10
21 
  16:   bb 06           tbit    \$0xb:s,r11
22 
  18:   cc 06           tbit    \$0xc:s,r12
23 
  1a:   dd 06           tbit    \$0xd:s,r13
24 
  1c:   00 07           tbit    r0,r0
25 
  1e:   11 07           tbit    r1,r1
26 
  20:   22 07           tbit    r2,r2
27 
  22:   33 07           tbit    r3,r3
28 
  24:   44 07           tbit    r4,r4
29 
  26:   55 07           tbit    r5,r5
30 
  28:   66 07           tbit    r6,r6
31 
  2a:   77 07           tbit    r7,r7
32 
  2c:   88 07           tbit    r8,r8
33 
  2e:   99 07           tbit    r9,r9
34 
  30:   aa 07           tbit    r10,r10
35 
  32:   bb 07           tbit    r11,r11
36 
  34:   cc 07           tbit    r12,r12
37 
  36:   dd 07           tbit    r13,r13

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.