OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [i386/] [pcrel.d] - Blame information for rev 277

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius 
#objdump: -drw
2 
#name: i386 pcrel reloc
3 
 
4 
.*: +file format .*i386.*
5 
 
6 
Disassembly of section \.text:
7 
 
8 
0+000 :
9 
  ( 0:  e9 30 12 00 00[  ]*jmp    1235 .*1: R_386_PC32  \*ABS\*| 0:     e9 2f 12 00 00[  ]*jmp    1234 .*1: DISP32      \*ABS\*)
10 
 
11 
0+005 :
12 
  ( 5:  e9 fc ff ff ff[  ]*jmp    6 .*6: R_386_PC32     ext| 5: e9 f6 ff ff ff[  ]*jmp    0 .*6: DISP32 ext)
13 
  ( a:  e9 fc ff ff ff[  ]*jmp    b .*b: R_386_PC32     weak| a:        e9 f1 ff ff ff[  ]*jmp    0 .*b: DISP32 weak)
14 
  ( f:  e9 fc ff ff ff[  ]*jmp    10 .*10: R_386_PC32   comm| f:        e9 ec ff ff ff[  ]*jmp    0 .*10: DISP32        comm| f:        e9 f0 ff ff ff          jmp    4 .*10: DISP32   comm.*)
15 
  (14:  eb ea         [  ]*jmp    0 .*|14:      eb ea[   ]*jmp    0 .*)
16 
  (16:  e9 fc ff ff ff[  ]*jmp    17 .*17: R_386_PC32   glob|16:        eb ed[   ]*jmp    5 .*)
17 
  (1b:  e9 72 98 00 00[  ]*jmp    9892 .*1c: R_386_PC32 \*ABS\*|18:     e9 59 98 00 00[  ]*jmp    9876 .*19: DISP32     \*ABS\*)
18 
  (20:  e9 db 00 00 00[  ]*jmp    100 .*|1d:    e9 de 00 00 00[  ]*jmp    100 .*)
19 
  (25:  e9 fc ff ff ff[  ]*jmp    26 .*26: R_386_PC32   glob2|22:       e9 de 00 00 00[  ]*jmp    105 .*)
20 
  (2a:  e9 fc ff ff ff[  ]*jmp    2b .*2b: R_386_PC32   \.data|27:      e9 d4 00 00 00[  ]*jmp    100 .*28: DISP32      \.data.*|27:    e9 d4 ff ff ff          jmp    0 .*28: DISP32   \.data)
21 
  (2f:  e9 00 00 00 00[  ]*jmp    34 .*30: R_386_PC32   \.data|2c:      e9 d3 00 00 00[  ]*jmp    104 .*2d: DISP32      \.data.*|2c:    e9 d3 ff ff ff          jmp    4 .*2d: DISP32   \.data)
22 
  (34:  e9 fc ff ff ff[  ]*jmp    35 .*35: R_386_PC32   \*ABS\*|31:     e9 ca ff ff ff[  ]*jmp    0 .*32: DISP32        \*ABS\*)
23 
  (39:  e9 c8 ed ff ff[  ]*jmp    ffffee06 .*3a: R_386_PC32     ext|36: e9 91 ed ff ff[  ]*jmp    ffffedcc .*37: DISP32 ext)
24 
  (3e:  e9 c8 ed ff ff[  ]*jmp    ffffee0b .*3f: R_386_PC32     weak|3b:        e9 8c ed ff ff[  ]*jmp    ffffedcc .*3c: DISP32 weak)
25 
  (43:  e9 c8 ed ff ff[  ]*jmp    ffffee10 .*44: R_386_PC32     comm|40:        e9 87 ed ff ff[  ]*jmp    ffffedcc .*41: DISP32 comm|40:        e9 8b ed ff ff          jmp    ffffedd0 .*41: DISP32    comm.*)
26 
  (48:  e9 7f ed ff ff[  ]*jmp    ffffedcc .*|45:       e9 82 ed ff ff[  ]*jmp    ffffedcc .*)
27 
  (4d:  e9 c8 ed ff ff[  ]*jmp    ffffee1a .*4e: R_386_PC32     glob|4a:        e9 82 ed ff ff[  ]*jmp    ffffedd1 .*)
28 
  (52:  e9 3e 86 00 00[  ]*jmp    8695 .*53: R_386_PC32 \*ABS\*|4f:     e9 ee 85 00 00[  ]*jmp    8642 .*50: DISP32     \*ABS\*)
29 
  (57:  e9 70 ee ff ff[  ]*jmp    ffffeecc .*|54:       e9 73 ee ff ff[  ]*jmp    ffffeecc .*)
30 
  (5c:  e9 c8 ed ff ff[  ]*jmp    ffffee29 .*5d: R_386_PC32     glob2|59:       e9 73 ee ff ff[  ]*jmp    ffffeed1 .*)
31 
  (61:  e9 c8 ed ff ff[  ]*jmp    ffffee2e .*62: R_386_PC32     \.data|5e:      e9 69 ee ff ff[  ]*jmp    ffffeecc .*5f: DISP32 \.data.*|5e:    e9 69 ed ff ff          jmp    ffffedcc .*5f: DISP32    \.data)
32 
  (66:  e9 cc ed ff ff[  ]*jmp    ffffee37 .*67: R_386_PC32     \.data|63:      e9 68 ee ff ff[  ]*jmp    ffffeed0 .*64: DISP32 \.data.*|63:    e9 68 ed ff ff          jmp    ffffedd0 .*64: DISP32    \.data)
33 
  (6b:  e9 ba 79 ff ff[  ]*jmp    ffff7a2a .*6c: R_386_PC32     \*ABS\*|68:     e9 51 79 ff ff[  ]*jmp    ffff79be .*69: DISP32 \*ABS\*)
34 
  (70:  e9 86 67 ff ff[  ]*jmp    ffff67fb .*71: R_386_PC32     ext|6d: e9 18 67 ff ff[  ]*jmp    ffff678a .*6e: DISP32 ext)
35 
  (75:  e9 86 67 ff ff[  ]*jmp    ffff6800 .*76: R_386_PC32     weak|72:        e9 13 67 ff ff[  ]*jmp    ffff678a .*73: DISP32 weak)
36 
  (7a:  e9 86 67 ff ff[  ]*jmp    ffff6805 .*7b: R_386_PC32     comm|77:        e9 0e 67 ff ff[  ]*jmp    ffff678a .*78: DISP32 comm|77:        e9 12 67 ff ff          jmp    ffff678e .*78: DISP32    comm.*)
37 
  (7f:  e9 06 67 ff ff[  ]*jmp    ffff678a .*|7c:       e9 09 67 ff ff[  ]*jmp    ffff678a .*)
38 
  (84:  e9 06 67 ff ff[  ]*jmp    ffff678f .*|81:       e9 09 67 ff ff[  ]*jmp    ffff678f .*)
39 
  (89:  e9 fc ff ff ff[  ]*jmp    8a .*8a: R_386_PC32   \*ABS\*|86:     e9 75 ff ff ff[  ]*jmp    0 .*87: DISP32        \*ABS\*)
40 
  (8e:  e9 f7 67 ff ff[  ]*jmp    ffff688a .*|8b:       e9 fa 67 ff ff[  ]*jmp    ffff688a .*)
41 
  (93:  e9 f7 67 ff ff[  ]*jmp    ffff688f .*|90:       e9 fa 67 ff ff[  ]*jmp    ffff688f .*)
42 
  (98:  e9 86 67 ff ff[  ]*jmp    ffff6823 .*99: R_386_PC32     \.data|95:      e9 f0 67 ff ff[  ]*jmp    ffff688a .*96: DISP32 \.data.*|95:    e9 f0 66 ff ff          jmp    ffff678a .*96: DISP32    \.data)
43 
  (9d:  e9 8a 67 ff ff[  ]*jmp    ffff682c .*9e: R_386_PC32     \.data|9a:      e9 ef 67 ff ff[  ]*jmp    ffff688e .*9b: DISP32 \.data.*|9a:    e9 ef 66 ff ff          jmp    ffff678e .*9b: DISP32    \.data)
44 
  (a2:  e9 fc 00 00 00[  ]*jmp    1a3 .*a3: R_386_PC32  \*ABS\*|9f:     e9 5c 00 00 00[  ]*jmp    100 .*a0: DISP32      \*ABS\*)
45 
  (a7:  e9 01 00 00 00[  ]*jmp    ad .*a8: R_386_PC32   \*ABS\*|a4:     e9 5c ff ff ff[  ]*jmp    5 .*a5: DISP32        \*ABS\*)
46 
  (ac:  e9 01 ff ff ff[  ]*jmp    ffffffb2 .*ad: R_386_PC32     \*ABS\*|a9:     e9 57 fe ff ff[  ]*jmp    ffffff05 .*aa: DISP32 \*ABS\*)
47 
  (b1:  e9 01 01 00 00[  ]*jmp    1b7 .*b2: R_386_PC32  \*ABS\*|ae:     e9 52 00 00 00[  ]*jmp    105 .*af: DISP32      \*ABS\*)
48 
  (b6:  e9 01 00 00 00[  ]*jmp    bc .*b7: R_386_PC32   \*ABS\*|b3:     e9 4d ff ff ff[  ]*jmp    5 .*b4: DISP32        \*ABS\*)
49 
        \.\.\.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.