OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [i386/] [x86-64-avx-swap-intel.d] - Blame information for rev 219

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#as: -msse2avx
2
#objdump: -drwMintel
3
#name: x86-64 AVX swap (Intel mode)
4
#source: x86-64-avx-swap.s
5
 
6
.*: +file format .*
7
 
8
 
9
Disassembly of section .text:
10
 
11
0+ <_start>:
12
[       ]*[a-f0-9]+:    c5 7d 29 c6             vmovapd ymm6,ymm8
13
[       ]*[a-f0-9]+:    c5 7c 29 c6             vmovaps ymm6,ymm8
14
[       ]*[a-f0-9]+:    c5 7d 7f c6             vmovdqa ymm6,ymm8
15
[       ]*[a-f0-9]+:    c5 7e 7f c6             vmovdqu ymm6,ymm8
16
[       ]*[a-f0-9]+:    c5 7d 11 c6             vmovupd ymm6,ymm8
17
[       ]*[a-f0-9]+:    c5 7c 11 c6             vmovups ymm6,ymm8
18
[       ]*[a-f0-9]+:    c5 79 29 c6             vmovapd xmm6,xmm8
19
[       ]*[a-f0-9]+:    c5 78 29 c6             vmovaps xmm6,xmm8
20
[       ]*[a-f0-9]+:    c5 79 7f c6             vmovdqa xmm6,xmm8
21
[       ]*[a-f0-9]+:    c5 7a 7f c6             vmovdqu xmm6,xmm8
22
[       ]*[a-f0-9]+:    c5 79 d6 c6             vmovq  xmm6,xmm8
23
[       ]*[a-f0-9]+:    c5 4b 11 c6             vmovsd xmm6,xmm6,xmm8
24
[       ]*[a-f0-9]+:    c5 4a 11 c6             vmovss xmm6,xmm6,xmm8
25
[       ]*[a-f0-9]+:    c5 79 11 c6             vmovupd xmm6,xmm8
26
[       ]*[a-f0-9]+:    c5 78 11 c6             vmovups xmm6,xmm8
27
[       ]*[a-f0-9]+:    c5 79 29 c6             vmovapd xmm6,xmm8
28
[       ]*[a-f0-9]+:    c5 78 29 c6             vmovaps xmm6,xmm8
29
[       ]*[a-f0-9]+:    c5 79 7f c6             vmovdqa xmm6,xmm8
30
[       ]*[a-f0-9]+:    c5 7a 7f c6             vmovdqu xmm6,xmm8
31
[       ]*[a-f0-9]+:    c5 79 d6 c6             vmovq  xmm6,xmm8
32
[       ]*[a-f0-9]+:    c5 79 11 c6             vmovupd xmm6,xmm8
33
[       ]*[a-f0-9]+:    c5 78 11 c6             vmovups xmm6,xmm8
34
[       ]*[a-f0-9]+:    c5 4b 11 c2             vmovsd xmm2,xmm6,xmm8
35
[       ]*[a-f0-9]+:    c5 4a 11 c2             vmovss xmm2,xmm6,xmm8
36
[       ]*[a-f0-9]+:    c5 7d 29 c6             vmovapd ymm6,ymm8
37
[       ]*[a-f0-9]+:    c5 7c 29 c6             vmovaps ymm6,ymm8
38
[       ]*[a-f0-9]+:    c5 7d 7f c6             vmovdqa ymm6,ymm8
39
[       ]*[a-f0-9]+:    c5 7e 7f c6             vmovdqu ymm6,ymm8
40
[       ]*[a-f0-9]+:    c5 7d 11 c6             vmovupd ymm6,ymm8
41
[       ]*[a-f0-9]+:    c5 7c 11 c6             vmovups ymm6,ymm8
42
[       ]*[a-f0-9]+:    c5 79 29 c6             vmovapd xmm6,xmm8
43
[       ]*[a-f0-9]+:    c5 78 29 c6             vmovaps xmm6,xmm8
44
[       ]*[a-f0-9]+:    c5 79 7f c6             vmovdqa xmm6,xmm8
45
[       ]*[a-f0-9]+:    c5 7a 7f c6             vmovdqu xmm6,xmm8
46
[       ]*[a-f0-9]+:    c5 79 d6 c6             vmovq  xmm6,xmm8
47
[       ]*[a-f0-9]+:    c5 4b 11 c6             vmovsd xmm6,xmm6,xmm8
48
[       ]*[a-f0-9]+:    c5 4a 11 c6             vmovss xmm6,xmm6,xmm8
49
[       ]*[a-f0-9]+:    c5 79 11 c6             vmovupd xmm6,xmm8
50
[       ]*[a-f0-9]+:    c5 78 11 c6             vmovups xmm6,xmm8
51
[       ]*[a-f0-9]+:    c5 79 29 c6             vmovapd xmm6,xmm8
52
[       ]*[a-f0-9]+:    c5 78 29 c6             vmovaps xmm6,xmm8
53
[       ]*[a-f0-9]+:    c5 79 7f c6             vmovdqa xmm6,xmm8
54
[       ]*[a-f0-9]+:    c5 7a 7f c6             vmovdqu xmm6,xmm8
55
[       ]*[a-f0-9]+:    c5 79 d6 c6             vmovq  xmm6,xmm8
56
[       ]*[a-f0-9]+:    c5 79 11 c6             vmovupd xmm6,xmm8
57
[       ]*[a-f0-9]+:    c5 78 11 c6             vmovups xmm6,xmm8
58
[       ]*[a-f0-9]+:    c5 4b 11 c2             vmovsd xmm2,xmm6,xmm8
59
[       ]*[a-f0-9]+:    c5 4a 11 c2             vmovss xmm2,xmm6,xmm8
60
#pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.