OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [i386/] [x86-64-io-intel.d] - Blame information for rev 205

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#source: x86-64-io.s
2
#objdump: -dwMintel
3
#name: x86-64 rex.W in/out (Intel disassembly)
4
 
5
.*: +file format .*
6
 
7
Disassembly of section .text:
8
 
9
0+000 <_in>:
10
   0:   48 ed                   rex.W in     eax,dx
11
   2:   66                      data16
12
   3:   48 ed                   rex.W in     eax,dx
13
 
14
0+005 <_out>:
15
   5:   48 ef                   rex.W out    dx,eax
16
   7:   66                      data16
17
   8:   48 ef                   rex.W out    dx,eax
18
 
19
0+00a <_ins>:
20
   a:   48 6d                   rex.W ins    DWORD PTR es:\[rdi\],dx
21
   c:   66                      data16
22
   d:   48 6d                   rex.W ins    DWORD PTR es:\[rdi\],dx
23
 
24
0+00f <_outs>:
25
   f:   48 6f                   rex.W outs   dx,DWORD PTR ds:\[rsi\]
26
  11:   66                      data16
27
  12:   48 6f                   rex.W outs   dx,DWORD PTR ds:\[rsi\]
28
#pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.