OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [m32r/] [signed-relocs.d] - Blame information for rev 205

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#as: -J
2
#objdump: -dr
3
#name: Signed relocs
4
 
5
.*: +file format .*
6
 
7
Disassembly of section .text:
8
 
9
0+0000 :
10
   0:   d0 c0 87 65     seth r0,#0x8765
11
   4:   80 a0 43 21     add3 r0,r0,#17185
12
   8:   d0 c0 87 65     seth r0,#0x8765
13
   c:   80 a0 43 21     add3 r0,r0,#17185
14
  10:   d0 c0 12 35     seth r0,#0x1235
15
  14:   80 a0 ff ff     add3 r0,r0,#-1
16
  18:   d0 c0 12 35     seth r0,#0x1235
17
  1c:   80 a0 ff ff     add3 r0,r0,#-1
18
  20:   d0 c0 87 65     seth r0,#0x8765
19
  24:   80 e0 43 21     or3 r0,r0,#0x4321
20
  28:   d0 c0 87 65     seth r0,#0x8765
21
  2c:   80 e0 43 21     or3 r0,r0,#0x4321
22
  30:   d0 c0 12 34     seth r0,#0x1234
23
  34:   80 e0 ff ff     or3 r0,r0,#0xffff
24
  38:   d0 c0 12 34     seth r0,#0x1234
25
  3c:   80 e0 ff ff     or3 r0,r0,#0xffff
26
  40:   d0 c0 87 65     seth r0,#0x8765
27
  44:   a0 c0 43 20     ld r0,@\(17184,r0\)
28
  48:   d0 c0 87 65     seth r0,#0x8765
29
  4c:   a0 a0 43 20     ldh r0,@\(17184,r0\)
30
  50:   d0 c0 87 65     seth r0,#0x8765
31
  54:   a0 b0 43 20     lduh r0,@\(17184,r0\)
32
  58:   d0 c0 87 65     seth r0,#0x8765
33
  5c:   a0 80 43 20     ldb r0,@\(17184,r0\)
34
  60:   d0 c0 87 65     seth r0,#0x8765
35
  64:   a0 90 43 20     ldub r0,@\(17184,r0\)
36
  68:   d0 c0 12 35     seth r0,#0x1235
37
  6c:   a0 c0 ff f0     ld r0,@\(-16,r0\)
38
  70:   d0 c0 12 35     seth r0,#0x1235
39
  74:   a0 a0 ff f0     ldh r0,@\(-16,r0\)
40
  78:   d0 c0 12 35     seth r0,#0x1235
41
  7c:   a0 b0 ff f0     lduh r0,@\(-16,r0\)
42
  80:   d0 c0 12 35     seth r0,#0x1235
43
  84:   a0 80 ff f0     ldb r0,@\(-16,r0\)
44
  88:   d0 c0 12 35     seth r0,#0x1235
45
  8c:   a0 90 ff f0     ldub r0,@\(-16,r0\)
46
  90:   d0 c0 87 65     seth r0,#0x8765
47
  94:   a0 c0 43 20     ld r0,@\(17184,r0\)
48
  98:   d0 c0 87 65     seth r0,#0x8765
49
  9c:   a0 a0 43 20     ldh r0,@\(17184,r0\)
50
  a0:   d0 c0 87 65     seth r0,#0x8765
51
  a4:   a0 b0 43 20     lduh r0,@\(17184,r0\)
52
  a8:   d0 c0 87 65     seth r0,#0x8765
53
  ac:   a0 80 43 20     ldb r0,@\(17184,r0\)
54
  b0:   d0 c0 87 65     seth r0,#0x8765
55
  b4:   a0 90 43 20     ldub r0,@\(17184,r0\)
56
  b8:   d0 c0 12 35     seth r0,#0x1235
57
  bc:   a0 c0 ff f0     ld r0,@\(-16,r0\)
58
  c0:   d0 c0 87 65     seth r0,#0x8765
59
  c4:   a0 40 43 20     st r0,@\(17184,r0\)
60
  c8:   d0 c0 87 65     seth r0,#0x8765
61
  cc:   a0 20 43 20     sth r0,@\(17184,r0\)
62
  d0:   d0 c0 87 65     seth r0,#0x8765
63
  d4:   a0 00 43 20     stb r0,@\(17184,r0\)
64
  d8:   d0 c0 12 35     seth r0,#0x1235
65
  dc:   a0 40 ff f0     st r0,@\(-16,r0\)
66
  e0:   d0 c0 12 35     seth r0,#0x1235
67
  e4:   a0 20 ff f0     sth r0,@\(-16,r0\)
68
  e8:   d0 c0 12 35     seth r0,#0x1235
69
  ec:   a0 00 ff f0     stb r0,@\(-16,r0\)
70
  f0:   d0 c0 87 65     seth r0,#0x8765
71
  f4:   a0 40 43 20     st r0,@\(17184,r0\)
72
  f8:   d0 c0 87 65     seth r0,#0x8765
73
  fc:   a0 20 43 20     sth r0,@\(17184,r0\)
74
 100:   d0 c0 87 65     seth r0,#0x8765
75
 104:   a0 00 43 20     stb r0,@\(17184,r0\)
76
 108:   d0 c0 12 35     seth r0,#0x1235
77
 10c:   a0 40 ff f0     st r0,@\(-16,r0\)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.