OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [m68hc11/] [insns.d] - Blame information for rev 304

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#objdump: -d --prefix-addresses --reloc
2
#as: -m68hc11
3
#name: insns
4
 
5
# Test handling of basic instructions.
6
 
7
.*: +file format elf32\-m68hc11
8
 
9
Disassembly of section .text:
10
0+0+ <_start> lds       #0+0400 
11
[       ]+1: R_M68HC11_16       stack
12
0+0003 <_start\+0x3> ldx     #0+0001 <_start\+0x1>
13
0+0006  jsr     0+0+ <_start>
14
[       ]+6: R_M68HC11_RL_JUMP  \*ABS\*
15
[       ]+7: R_M68HC11_16       test
16
0+0009  dex
17
0+000a  bne     0+0006 
18
[       ]+a: R_M68HC11_RL_JUMP  \*ABS\*
19
0+000c  .byte   0xcd, 0x03
20
0+000e  bra     0+0+ <_start>
21
[       ]+e: R_M68HC11_RL_JUMP  \*ABS\*
22
0+0010  ldd     #0+0002 <_start\+0x2>
23
0+0013  jsr     0+0+ <_start>
24
[       ]+13: R_M68HC11_RL_JUMP \*ABS\*
25
[       ]+14: R_M68HC11_16      test2
26
0+0016  rts
27
0+0017  ldx     23,y
28
0+001a  std     23,x
29
0+001c  ldd     0,x
30
0+001e  sty     0,y
31
0+0021  stx     0,y
32
0+0024  brclr   6,x #\$04 0+0017 
33
[       ]+24: R_M68HC11_RL_JUMP \*ABS\*
34
0+0028  brclr   12,x #\$08 0+0017 
35
[       ]+28: R_M68HC11_RL_JUMP \*ABS\*
36
0+002c  ldd     \*0+0+ <_start>
37
[       ]+2d: R_M68HC11_8       ZD1
38
0+002e  ldx     \*0+0002 <_start\+0x2>
39
[       ]+2f: R_M68HC11_8       ZD1
40
0+0030  clr     0+0+ <_start>
41
[       ]+31: R_M68HC11_16      ZD2
42
0+0033  clr     0+0001 <_start\+0x1>
43
[       ]+34: R_M68HC11_16      ZD2
44
0+0036  bne     0+0034 
45
0+0038  beq     0+003c 
46
0+003a  bclr    \*0+0001 <_start\+0x1> #\$20
47
[       ]+3b: R_M68HC11_8       ZD1
48
0+003d  brclr   \*0+0002 <_start\+0x2> #\$28 0+0017 
49
[       ]+3d: R_M68HC11_RL_JUMP \*ABS\*
50
[       ]+3e: R_M68HC11_8       ZD2
51
0+0041  ldy     #0+ffec 
52
[       ]+43: R_M68HC11_16      _start
53
0+0045  ldd     12,y
54
0+0048  addd    44,y
55
0+004b  addd    50,y
56
0+004e  subd    0+002c 
57
0+0051  subd    #0+002c 
58
0+0054  jmp     0+0+ <_start>
59
[       ]+54: R_M68HC11_RL_JUMP \*ABS\*
60
[       ]+55: R_M68HC11_16      Stop
61
0+0057  anda    #23
62
[       ]+58: R_M68HC11_LO8     \.text
63
0+0059  andb    #0
64
[       ]+5a: R_M68HC11_HI8     \.text
65
0+5b  ldab      #0
66
[       ]+5c: R_M68HC11_PAGE    test2
67
0+5d  ldy       #0+ <_start>
68
[       ]+5f: R_M68HC11_LO16    test2
69
0+61  rts

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.