OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [m68hc11/] [insns12.d] - Blame information for rev 304

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#objdump: -d --prefix-addresses --reloc
2
#as: -m68hc12
3
#name: 68HC12 specific instructions (insns12)
4
 
5
.*:  +file format elf32-m68hc12
6
 
7
Disassembly of section .text:
8
0+  call        0+  \{0+ , 0\}
9
                        0: R_M68HC12_RL_JUMP    \*ABS\*
10
                        1: R_M68HC12_24 _foo
11
0+4  call       0+  \{0+ , 1\}
12
                        4: R_M68HC12_RL_JUMP    \*ABS\*
13
                        5: R_M68HC12_LO16       _foo
14
0+8  call       0+  \{0+ , 0\}
15
                        8: R_M68HC12_RL_JUMP    \*ABS\*
16
                        9: R_M68HC12_LO16       _foo
17
                        b: R_M68HC12_PAGE       foo_page
18
0+c  call       0,X, 3
19
                        c: R_M68HC12_RL_JUMP    \*ABS\*
20
0+f  call       4,Y, 12
21
                        f: R_M68HC12_RL_JUMP    \*ABS\*
22
0+12  call      7,SP, 13
23
                        12: R_M68HC12_RL_JUMP   \*ABS\*
24
0+15  call      12,X, 0
25
                        15: R_M68HC12_RL_JUMP   \*ABS\*
26
                        17: R_M68HC12_PAGE      foo_page
27
0+18  call      4,Y, 0
28
                        18: R_M68HC12_RL_JUMP   \*ABS\*
29
                        1a: R_M68HC12_PAGE      foo_page
30
0+1b  call      7,SP, 0
31
                        1b: R_M68HC12_RL_JUMP   \*ABS\*
32
                        1d: R_M68HC12_PAGE      foo_page
33
0+1e  call      \[D,X\]
34
                        1e: R_M68HC12_RL_JUMP   \*ABS\*
35
0+20  ldab      \[32767,SP\]
36
0+24  call      \[2048,SP\]
37
                        24: R_M68HC12_RL_JUMP   \*ABS\*
38
0+28  call      \[0,X\]
39
                        28: R_M68HC12_RL_JUMP   \*ABS\*
40
                        2a: R_M68HC12_16        _foo
41
0+2c  rtc
42
0+2d  emacs     0+ 
43
                        2f: R_M68HC12_16        _foo
44
0+31  maxa      0,X
45
0+34  maxa      819,Y
46
0+39  maxa      \[D,X\]
47
0+3c  maxa      \[0,X\]
48
                        3f: R_M68HC12_16        _foo
49
0+41  maxm      0,X
50
0+44  maxm      819,Y
51
0+49  maxm      \[D,X\]
52
0+4c  maxm      \[0,X\]
53
                        4f: R_M68HC12_16        _foo
54
0+51  emaxd     0,X
55
0+54  emaxd     819,Y
56
0+59  emaxd     \[D,X\]
57
0+5c  emaxd     \[0,X\]
58
                        5f: R_M68HC12_16        _foo
59
0+61  emaxm     0,X
60
0+64  emaxm     819,Y
61
0+69  emaxm     \[D,X\]
62
0+6c  emaxm     \[0,X\]
63
                        6f: R_M68HC12_16        _foo
64
0+71  mina      0,X
65
0+74  mina      819,Y
66
0+79  mina      \[D,X\]
67
0+7c  mina      \[0,X\]
68
                        7f: R_M68HC12_16        _foo
69
0+81  minm      0,X
70
0+84  minm      819,Y
71
0+89  minm      \[D,X\]
72
0+8c  minm      \[0,X\]
73
                        8f: R_M68HC12_16        _foo
74
0+91  emind     0,X
75
0+94  emind     819,Y
76
0+99  emind     \[D,X\]
77
0+9c  emind     \[0,X\]
78
                        9f: R_M68HC12_16        _foo
79
0+a1  emul
80
0+a2  emuls
81
0+a4  etbl      3,X
82
0+a7  etbl      4,PC \{0+ae \}
83
0+aa  rev
84
0+ac  revw
85
0+ae  wav

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.