OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [maxq10/] [range.s] - Blame information for rev 299

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
;# checks the 8 bit ranges
2
;# all negative values should contain a Prefix for MAXQ20
3
;# immediate values with one operand for MAXQ10 skips PFX
4
.text
5
        move A[0], #-1
6
        move Ap, #-1
7
        move a[0], #1
8
        move AP, #-125  ; AP is an 8 bit register 
9
        move AP, #-126
10
        move AP, #-127
11
        move A[0], #125          ; A[0] is an 16 bit register - no pfx req. here
12
        move A[0], #126
13
        move A[0], #128
14
        move A[0], #254          ; ---------------
15
        move @++SP, #-1         ; check PFX generation for mem operands
16
        move @++sp, #-126       ; -
17
        move @++sp, #254                ; - no pFX here
18
        move @++sp, #-127       ; -
19
        move @++sp, #-128       ;--------------------------
20
        Add #-1                 ;Check PFX gen. for single operand instructions
21
        Add #-127
22
        Add #-129
23
        Add #127
24
        Add #128
25
        add #129
26
        add #254
27
        add #ffh
28
        add #-254
29
        add #-127
30
        add #-129               ; --------------------

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.