OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [mips/] [hwr-names.s] - Blame information for rev 205

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius 
# source file to test objdump's disassembly using various styles of
2 
# HWR (hardware register) names.
3 
 
4 
        .set noreorder
5 
        .set noat
6 
 
7 
        .globl text_label .text
8 
text_label:
9 
 
10 
        rdhwr   $0, $0
11 
        rdhwr   $0, $1
12 
        rdhwr   $0, $2
13 
        rdhwr   $0, $3
14 
        rdhwr   $0, $4
15 
        rdhwr   $0, $5
16 
        rdhwr   $0, $6
17 
        rdhwr   $0, $7
18 
        rdhwr   $0, $8
19 
        rdhwr   $0, $9
20 
        rdhwr   $0, $10
21 
        rdhwr   $0, $11
22 
        rdhwr   $0, $12
23 
        rdhwr   $0, $13
24 
        rdhwr   $0, $14
25 
        rdhwr   $0, $15
26 
        rdhwr   $0, $16
27 
        rdhwr   $0, $17
28 
        rdhwr   $0, $18
29 
        rdhwr   $0, $19
30 
        rdhwr   $0, $20
31 
        rdhwr   $0, $21
32 
        rdhwr   $0, $22
33 
        rdhwr   $0, $23
34 
        rdhwr   $0, $24
35 
        rdhwr   $0, $25
36 
        rdhwr   $0, $26
37 
        rdhwr   $0, $27
38 
        rdhwr   $0, $28
39 
        rdhwr   $0, $29
40 
        rdhwr   $0, $30
41 
        rdhwr   $0, $31
42 
 
43 
# Force at least 8 (non-delay-slot) zero bytes, to make 'objdump' print ...
44 
      .space  8

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.