OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [mips/] [lif-svr4pic.d] - Blame information for rev 205

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#objdump: -dr --prefix-addresses -mmips:3000
2
#name: MIPS lifloat-svr4pic
3
#as: -32 -mips1 -mtune=r3000 -KPIC -EB --defsym SVR4=1
4
#source: lifloat.s
5
 
6
# Test the li.d and li.s macros with -KPIC.
7
 
8
.*: +file format .*mips.*
9
 
10
Disassembly of section .text:
11
0+0000 <[^>]*> lw   at,0\(gp\)
12
[       ]*0: R_MIPS_GOT16       .rodata
13
0+0004 <[^>]*> nop
14
0+0008 <[^>]*> lw   a0,0\(at\)
15
[       ]*8: R_MIPS_LO16        .rodata
16
0+000c <[^>]*> lw   a1,4\(at\)
17
[       ]*c: R_MIPS_LO16        .rodata
18
0+0010 <[^>]*> lw   at,0\(gp\)
19
[       ]*10: R_MIPS_GOT16      .rodata
20
0+0014 <[^>]*> nop
21
0+0018 <[^>]*> lwc1 \$f5,8\(at\)
22
[       ]*18: R_MIPS_LO16       .rodata
23
0+001c <[^>]*> lwc1 \$f4,12\(at\)
24
[       ]*1c: R_MIPS_LO16       .rodata
25
0+0020 <[^>]*> lui  a0,0x3f8f
26
0+0024 <[^>]*> ori  a0,a0,0xcd36
27
0+0028 <[^>]*> lui  at,0x3f8f
28
0+002c <[^>]*> ori  at,at,0xcd36
29
0+0030 <[^>]*> mtc1 at,\$f4
30
        ...

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.