OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [mips/] [mips32r2-fp32.s] - Blame information for rev 205

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
# source file to test assembly of mips32r2 FP instructions
2
 
3
        .text
4
text_label:
5
 
6
      # FPU (cp1) instructions
7
      #
8
      # Even registers are supported w/ 32-bit FPU, odd
9
      # registers supported only for 64-bit FPU.
10
      # Only the 32-bit FPU instructions are tested here.
11
 
12
        mfhc1   $17, $f0
13
        mthc1   $17, $f0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.