OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [mips/] [mul-ilocks.d] - Blame information for rev 304

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius 
#objdump: -dr --prefix-addresses
2 
#name: MIPS mul-ilocks
3 
#as: -march=r4000 -mtune=r4000
4 
#source: mul.s
5 
 
6 
# Test the mul macro.
7 
 
8 
.*: +file format .*mips.*
9 
 
10 
Disassembly of section .text:
11 
0+0000 <[^>]*> multu        a0,a1
12 
0+0004 <[^>]*> mflo a0
13 
0+0008 <[^>]*> multu        a1,a2
14 
0+000c <[^>]*> mflo a0
15 
0+0010 <[^>]*> li   at,0
16 
0+0014 <[^>]*> mult a1,at
17 
0+0018 <[^>]*> mflo a0
18 
0+001c <[^>]*> li   at,1
19 
0+0020 <[^>]*> mult a1,at
20 
0+0024 <[^>]*> mflo a0
21 
0+0028 <[^>]*> li   at,0x8000
22 
0+002c <[^>]*> mult a1,at
23 
0+0030 <[^>]*> mflo a0
24 
0+0034 <[^>]*> li   at,-32768
25 
0+0038 <[^>]*> mult a1,at
26 
0+003c <[^>]*> mflo a0
27 
0+0040 <[^>]*> lui  at,0x1
28 
0+0044 <[^>]*> mult a1,at
29 
0+0048 <[^>]*> mflo a0
30 
0+004c <[^>]*> lui  at,0x1
31 
0+0050 <[^>]*> ori  at,at,0xa5a5
32 
0+0054 <[^>]*> mult a1,at
33 
0+0058 <[^>]*> mflo a0
34 
0+005c <[^>]*> mult a0,a1
35 
0+0060 <[^>]*> mflo a0
36 
0+0064 <[^>]*> sra  a0,a0,0x1f
37 
0+0068 <[^>]*> mfhi at
38 
0+006c <[^>]*> beq  a0,at,0+78
39 
0+0070 <[^>]*> nop
40 
0+0074 <[^>]*> break        (0x0,0x6|0x6)
41 
0+0078 <[^>]*> mflo a0
42 
0+007c <[^>]*> mult a1,a2
43 
0+0080 <[^>]*> mflo a0
44 
0+0084 <[^>]*> sra  a0,a0,0x1f
45 
0+0088 <[^>]*> mfhi at
46 
0+008c <[^>]*> beq  a0,at,0+98
47 
0+0090 <[^>]*> nop
48 
0+0094 <[^>]*> break        (0x0,0x6|0x6)
49 
0+0098 <[^>]*> mflo a0
50 
0+009c <[^>]*> multu        a0,a1
51 
0+00a0 <[^>]*> mfhi at
52 
0+00a4 <[^>]*> mflo a0
53 
0+00a8 <[^>]*> beqz at,0+b4
54 
0+00ac <[^>]*> nop
55 
0+00b0 <[^>]*> break        (0x0,0x6|0x6)
56 
0+00b4 <[^>]*> multu        a1,a2
57 
0+00b8 <[^>]*> mfhi at
58 
0+00bc <[^>]*> mflo a0
59 
0+00c0 <[^>]*> beqz at,0+cc
60 
0+00c4 <[^>]*> nop
61 
0+00c8 <[^>]*> break        (0x0,0x6|0x6)
62 
0+00cc <[^>]*> dmultu       a1,a2
63 
0+00d0 <[^>]*> mflo a0
64 
0+00d4 <[^>]*> li   at,1
65 
0+00d8 <[^>]*> dmult        a1,at
66 
0+00dc <[^>]*> mflo a0
67 
0+00e0 <[^>]*> dmult        a1,a2
68 
0+00e4 <[^>]*> mflo a0
69 
0+00e8 <[^>]*> dsra32       a0,a0,0x1f
70 
0+00ec <[^>]*> mfhi at
71 
0+00f0 <[^>]*> beq  a0,at,0+fc
72 
0+00f4 <[^>]*> nop
73 
0+00f8 <[^>]*> break        (0x0,0x6|0x6)
74 
0+00fc <[^>]*> mflo a0
75 
0+0100 <[^>]*> dmultu       a1,a2
76 
0+0104 <[^>]*> mfhi at
77 
0+0108 <[^>]*> mflo a0
78 
0+010c <[^>]*> beqz at,0+118
79 
0+0110 <[^>]*> nop
80 
0+0114 <[^>]*> break        (0x0,0x6|0x6)
81 
        ...

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.