OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [mips/] [rol64-hw.d] - Blame information for rev 304

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius 
#objdump: -dr --prefix-addresses
2 
#name: MIPS hardware drol/dror
3 
#source: rol64.s
4 
 
5 
# Test the drol and dror macros.
6 
 
7 
.*: +file format .*mips.*
8 
 
9 
Disassembly of section .text:
10 
0+0000 <[^>]*> dnegu        at,a1
11 
0+0004 <[^>]*> drorv        a0,a0,at
12 
0+0008 <[^>]*> dnegu        a0,a2
13 
0+000c <[^>]*> drorv        a0,a1,a0
14 
0+0010 <[^>]*> dror32       a0,a0,0x1f
15 
0+0014 <[^>]*> dror a0,a1,0x0
16 
0+0018 <[^>]*> dror32       a0,a1,0x1f
17 
0+001c <[^>]*> dror32       a0,a1,0x1
18 
0+0020 <[^>]*> dror32       a0,a1,0x0
19 
0+0024 <[^>]*> dror a0,a1,0x1f
20 
0+0028 <[^>]*> dror a0,a1,0x1
21 
0+002c <[^>]*> dror a0,a1,0x0
22 
0+0030 <[^>]*> drorv        a0,a0,a1
23 
0+0034 <[^>]*> drorv        a0,a1,a2
24 
0+0038 <[^>]*> dror a0,a0,0x1
25 
0+003c <[^>]*> dror a0,a1,0x0
26 
0+0040 <[^>]*> dror a0,a1,0x1
27 
0+0044 <[^>]*> dror a0,a1,0x1f
28 
0+0048 <[^>]*> dror32       a0,a1,0x0
29 
0+004c <[^>]*> dror32       a0,a1,0x1
30 
0+0050 <[^>]*> dror32       a0,a1,0x1f
31 
0+0054 <[^>]*> dror a0,a1,0x0
32 
0+0058 <[^>]*> dror32       a0,a1,0x1f
33 
0+005c <[^>]*> dror32       a0,a1,0x1
34 
0+0060 <[^>]*> dror32       a0,a1,0x0
35 
0+0064 <[^>]*> dror a0,a1,0x1f
36 
0+0068 <[^>]*> dror a0,a1,0x1
37 
0+006c <[^>]*> dror a0,a1,0x1
38 
0+0070 <[^>]*> dror a0,a1,0x1f
39 
0+0074 <[^>]*> dror32       a0,a1,0x0
40 
0+0078 <[^>]*> dror32       a0,a1,0x1
41 
0+007c <[^>]*> dror32       a0,a1,0x1f
42 
        ...

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.