OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [mips/] [smartmips.d] - Blame information for rev 304

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#objdump: -dr --prefix-addresses --show-raw-insn -M reg-names=numeric
2
#name: SmartMIPS
3
#as: -msmartmips -mips32 -32
4
 
5
 
6
.*: +file format .*mips.*
7
 
8
Disassembly of section \.text:
9
 
10
0+0000 <[^>]*> 00c52046     rorv    \$4,\$5,\$6
11
0+0004 <[^>]*> 00c52046     rorv    \$4,\$5,\$6
12
0+0008 <[^>]*> 00c52046     rorv    \$4,\$5,\$6
13
0+000c <[^>]*> 00c52046     rorv    \$4,\$5,\$6
14
0+0010 <[^>]*> 002527c2     ror     \$4,\$5,0x1f
15
0+0014 <[^>]*> 00252202     ror     \$4,\$5,0x8
16
0+0018 <[^>]*> 00252042     ror     \$4,\$5,0x1
17
0+001c <[^>]*> 00252002     ror     \$4,\$5,0x0
18
0+0020 <[^>]*> 002527c2     ror     \$4,\$5,0x1f
19
0+0024 <[^>]*> 00252042     ror     \$4,\$5,0x1
20
0+0028 <[^>]*> 00252602     ror     \$4,\$5,0x18
21
0+002c <[^>]*> 002527c2     ror     \$4,\$5,0x1f
22
0+0030 <[^>]*> 00252002     ror     \$4,\$5,0x0
23
0+0034 <[^>]*> 70a41088     lwxs    \$2,\$4\(\$5\)
24
0+0038 <[^>]*> 72110441     maddp   \$16,\$17
25
0+003c <[^>]*> 016c0459     multp   \$11,\$12
26
0+0040 <[^>]*> 00004052     mflhxu  \$8
27
0+0044 <[^>]*> 00800053     mtlhx   \$4
28
0+0048 <[^>]*> 70d80481     pperm   \$6,\$24
29
0+004c <[^>]*> 00000000     nop

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.