OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [mips/] [trap20.d] - Blame information for rev 277

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#as: -march=r4000
2
#objdump: -dr --prefix-addresses -mmips:4000
3
#name: MIPS 20-bit trap
4
 
5
.*: +file format .*mips.*
6
 
7
Disassembly of section .text:
8
0+0000 <[^>]*> teq  zero,v1
9
0+0004 <[^>]*> teq  zero,v1,0x1
10
0+0008 <[^>]*> tge  zero,v1
11
0+000c <[^>]*> tge  zero,v1,0x3
12
0+0010 <[^>]*> tgeu zero,v1
13
0+0014 <[^>]*> tgeu zero,v1,0x7
14
0+0018 <[^>]*> tlt  zero,v1
15
0+001c <[^>]*> tlt  zero,v1,0x1f
16
0+0020 <[^>]*> tltu zero,v1
17
0+0024 <[^>]*> tltu zero,v1,0xff
18
0+0028 <[^>]*> tne  zero,v1
19
0+002c <[^>]*> tne  zero,v1,0x3ff
20
        ...

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.