OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [mips/] [vr5500.d] - Blame information for rev 304

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#objdump: -dr --prefix-addresses
2
#name: MIPS VR5500
3
#as: -march=vr5500
4
 
5
.*: +file format .*mips.*
6
 
7
Disassembly of section .text:
8
0+0000  mul     a0,a1,a2
9
0+0004  mulu    a0,a1,a2
10
0+00008  mulhi  a0,a1,a2
11
0+0000c  mulhiu a0,a1,a2
12
0+00010  muls   a0,a1,a2
13
0+00014  mulsu  a0,a1,a2
14
0+00018  mulshi a0,a1,a2
15
0+0001c  mulshiu        a0,a1,a2
16
0+00020  macc   a0,a1,a2
17
0+00024  maccu  a0,a1,a2
18
0+00028  macchi a0,a1,a2
19
0+0002c  macchiu        a0,a1,a2
20
0+00030  msac   a0,a1,a2
21
0+00034  msacu  a0,a1,a2
22
0+00038  msachi a0,a1,a2
23
0+0003c  msachiu        a0,a1,a2
24
0+00040  ror    a0,a1,0x19
25
0+00044  rorv   a0,a1,a2
26
0+00048  dror   a0,a1,0x19
27
0+0004c  dror32 a0,a1,0x19
28
0+00050  dror32 a0,a1,0x19
29
0+00054  drorv  a0,a1,a2
30
0+00058  prefx  0x4,a0\(a1\)
31
0+0005c  dbreak
32
0+00060  dret
33
0+00064  mfdr   v1,\$3
34
0+00068  mtdr   v1,\$3
35
0+0006c  mfpc   a0,1
36
0+00070  mfps   a0,1
37
0+00074  mtpc   a0,1
38
0+00078  mtps   a0,1
39
0+0007c  wait
40
0+00080  wait
41
0+00084  wait   0x56789
42
0+00088  ssnop
43
0+0008c  clo    v1,a0
44
0+00090  dclo   v1,a0
45
0+00094  clz    v1,a0
46
0+00098  dclz   v1,a0
47
0+0009c  luxc1  \$f0,a0\(v0\)
48
0+000a0  suxc1  \$f2,a0\(v0\)
49
0+000a4  tlbp
50
0+000a8  tlbr
51
        \.\.\.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.