OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [ppc/] [astest64.d] - Blame information for rev 205

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius 
#objdump: -Dr
2 
#name: PowerPC 64-bit test 1
3 
 
4 
.*: +file format elf64-powerpc
5 
 
6 
Disassembly of section \.text:
7 
 
8 
0000000000000000 :
9 
   0:   60 00 00 00     nop
10 
   4:   60 00 00 00     nop
11 
   8:   60 00 00 00     nop
12 
 
13 
000000000000000c :
14 
   c:   48 00 00 04     b       10
15 
 
16 
0000000000000010 :
17 
  10:   48 00 00 08     b       18
18 
  14:   48 00 00 00     b       14
19 
                        14: R_PPC64_REL24       x
20 
  18:   48 00 00 04     b       1c
21 
                        18: R_PPC64_REL24       \.data\+0x4
22 
  1c:   48 00 00 00     b       1c
23 
                        1c: R_PPC64_REL24       z
24 
  20:   48 00 00 14     b       34
25 
                        20: R_PPC64_REL24       z\+0x14
26 
  24:   48 00 00 04     b       28
27 
  28:   48 00 00 00     b       28
28 
                        28: R_PPC64_REL24       a
29 
  2c:   4b ff ff e4     b       10
30 
  30:   48 00 00 04     b       34
31 
                        30: R_PPC64_REL24       a\+0x4
32 
  34:   4b ff ff e0     b       14
33 
  38:   00 00 00 38     \.long 0x38
34 
                        38: R_PPC64_ADDR32      \.text\+0x38
35 
  3c:   00 00 00 44     \.long 0x44
36 
                        3c: R_PPC64_ADDR32      \.text\+0x44
37 
  40:   00 00 00 00     \.long 0x0
38 
                        40: R_PPC64_REL32       x
39 
  44:   00 00 00 04     \.long 0x4
40 
                        44: R_PPC64_REL32       x\+0x4
41 
  48:   00 00 00 00     \.long 0x0
42 
                        48: R_PPC64_REL32       z
43 
  4c:   00 00 00 04     \.long 0x4
44 
                        4c: R_PPC64_REL32       \.data\+0x4
45 
  50:   00 00 00 00     \.long 0x0
46 
                        50: R_PPC64_ADDR32      x
47 
  54:   00 00 00 04     \.long 0x4
48 
                        54: R_PPC64_ADDR32      \.data\+0x4
49 
  58:   00 00 00 00     \.long 0x0
50 
                        58: R_PPC64_ADDR32      z
51 
  5c:   ff ff ff fc     fnmsub  f31,f31,f31,f31
52 
                        5c: R_PPC64_ADDR32      x\+0xfffffffffffffffc
53 
  60:   00 00 00 00     \.long 0x0
54 
                        60: R_PPC64_ADDR32      \.data
55 
  64:   ff ff ff fc     fnmsub  f31,f31,f31,f31
56 
                        64: R_PPC64_ADDR32      z\+0xfffffffffffffffc
57 
  68:   ff ff ff a4     \.long 0xffffffa4
58 
  6c:   ff ff ff a4     \.long 0xffffffa4
59 
  70:   00 00 00 00     \.long 0x0
60 
                        70: R_PPC64_ADDR32      a
61 
  74:   00 00 00 10     \.long 0x10
62 
                        74: R_PPC64_ADDR32      \.text\+0x10
63 
  78:   00 00 00 10     \.long 0x10
64 
                        78: R_PPC64_ADDR32      \.text\+0x10
65 
  7c:   ff ff ff fc     fnmsub  f31,f31,f31,f31
66 
  80:   00 00 00 12     \.long 0x12
67 
                        80: R_PPC64_ADDR32      \.text\+0x12
68 
  84:   00 00 00 00     \.long 0x0
69 
Disassembly of section \.data:
70 
 
71 
0000000000000000 :
72 
   0:   00 00 00 00     \.long 0x0
73 
 
74 
0000000000000004 :
75 
   4:   00 00 00 00     \.long 0x0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.