URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [ppc/] [booke.s] - Blame information for rev 301

Go to most recent revision | Details | Compare with Previous | View Log


# Motorola PowerPC BookE tests
#as: -mbooke
        .section ".text"
 
branch_target_1:
        icbt    5, 8, 9
        mfapidi 5, 6
        tlbivax 7, 8
        tlbsx   11, 12
        tlbwe
        tlbwe   0,0,0
        tlbwe   1,1,1
 
branch_target_2:
        rfci
        wrtee   3
        wrteei  1
        mfdcrx  4, 5
        mfdcr   5, 234
        mtdcrx  6, 7
        mtdcr   432, 8
        msync
        dcba    9, 10
        mbar
        mbar    0
        mbar    1
 
        tlbsx   12, 13, 14
        tlbsx.  12, 13, 14
 
        mfsprg 0, 2
        mfsprg2 0
        mtsprg 2, 0
        mtsprg2 0
        mfsprg 0, 7
        mfsprg7 0
        mtsprg 7, 0
        mtsprg7 0
 
        dcbt 5,6
        dcbt 0,5,6
        dcbt 8,5,6

Line No.	Rev	Author	Line
1	205	julius	`# Motorola PowerPC BookE tests`
2			`#as: -mbooke`
3			`.section ".text"`
4
5			`branch_target_1:`
6			`icbt 5, 8, 9`
7			`mfapidi 5, 6`
8			`tlbivax 7, 8`
9			`tlbsx 11, 12`
10			`tlbwe`
11			`tlbwe 0,0,0`
12			`tlbwe 1,1,1`
13
14			`branch_target_2:`
15			`rfci`
16			`wrtee 3`
17			`wrteei 1`
18			`mfdcrx 4, 5`
19			`mfdcr 5, 234`
20			`mtdcrx 6, 7`
21			`mtdcr 432, 8`
22			`msync`
23			`dcba 9, 10`
24			`mbar`
25			`mbar 0`
26			`mbar 1`
27
28			`tlbsx 12, 13, 14`
29			`tlbsx. 12, 13, 14`
30
31			`mfsprg 0, 2`
32			`mfsprg2 0`
33			`mtsprg 2, 0`
34			`mtsprg2 0`
35			`mfsprg 0, 7`
36			`mfsprg7 0`
37			`mtsprg 7, 0`
38			`mtsprg7 0`
39
40			`dcbt 5,6`
41			`dcbt 0,5,6`
42			`dcbt 8,5,6`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [ppc/] [booke.s] - Blame information for rev 301