OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [ppc/] [test1elf64.d] - Blame information for rev 205

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#objdump: -Drx
2
#name: PowerPC Test 1, 64 bit elf
3
 
4
.*: +file format elf64-powerpc
5
.*
6
architecture: powerpc:common64, flags 0x00000011:
7
HAS_RELOC, HAS_SYMS
8
start address 0x0000000000000000
9
 
10
Sections:
11
Idx Name          Size      VMA               LMA               File off  Algn
12
 
13
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
14
  1 \.data         00000030  0000000000000000  0000000000000000  .*
15
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
16
  2 \.bss          00000000  0000000000000000  0000000000000000  .*
17
                  ALLOC
18
  3 \.toc          00000030  0000000000000000  0000000000000000  .*
19
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
20
SYMBOL TABLE:
21
0000000000000000 l    d  \.text 0000000000000000 (|\.text)
22
0000000000000000 l    d  \.data 0000000000000000 (|\.data)
23
0000000000000000 l    d  \.bss  0000000000000000 (|\.bss)
24
0000000000000000 l       \.data 0000000000000000 dsym0
25
0000000000000008 l       \.data 0000000000000000 dsym1
26
0000000000000000 l    d  \.toc  0000000000000000 (|\.toc)
27
0000000000000008 l       \.data 0000000000000000 usym0
28
0000000000000010 l       \.data 0000000000000000 usym1
29
0000000000000010 l       \.data 0000000000000000 datpt
30
0000000000000014 l       \.data 0000000000000000 dat0
31
0000000000000018 l       \.data 0000000000000000 dat1
32
000000000000001c l       \.data 0000000000000000 dat2
33
0000000000000020 l       \.data 0000000000000000 dat3
34
0000000000000028 l       \.data 0000000000000000 dat4
35
0000000000000000         \*UND\*        0000000000000000 esym0
36
0000000000000000         \*UND\*        0000000000000000 esym1
37
0000000000000000         \*UND\*        0000000000000000 jk
38
 
39
 
40
Disassembly of section \.text:
41
 
42
0000000000000000 <\.text>:
43
   0:   e8 63 00 00     ld      r3,0\(r3\)
44
                        2: R_PPC64_ADDR16_LO_DS \.data
45
   4:   e8 63 00 08     ld      r3,8\(r3\)
46
                        6: R_PPC64_ADDR16_LO_DS \.data\+0x8
47
   8:   e8 63 00 08     ld      r3,8\(r3\)
48
                        a: R_PPC64_ADDR16_LO_DS \.data\+0x8
49
   c:   e8 63 00 10     ld      r3,16\(r3\)
50
                        e: R_PPC64_ADDR16_LO_DS \.data\+0x10
51
  10:   e8 63 00 00     ld      r3,0\(r3\)
52
                        12: R_PPC64_ADDR16_LO_DS        esym0
53
  14:   e8 63 00 00     ld      r3,0\(r3\)
54
                        16: R_PPC64_ADDR16_LO_DS        esym1
55
  18:   e8 62 00 00     ld      r3,0\(r2\)
56
                        1a: R_PPC64_TOC16_DS    \.toc
57
  1c:   e8 62 00 08     ld      r3,8\(r2\)
58
                        1e: R_PPC64_TOC16_DS    \.toc\+0x8
59
  20:   e8 62 00 10     ld      r3,16\(r2\)
60
                        22: R_PPC64_TOC16_DS    \.toc\+0x10
61
  24:   e8 62 00 18     ld      r3,24\(r2\)
62
                        26: R_PPC64_TOC16_DS    \.toc\+0x18
63
  28:   e8 62 00 20     ld      r3,32\(r2\)
64
                        2a: R_PPC64_TOC16_DS    \.toc\+0x20
65
  2c:   e8 62 00 28     ld      r3,40\(r2\)
66
                        2e: R_PPC64_TOC16_DS    \.toc\+0x28
67
  30:   3c 80 00 28     lis     r4,40
68
                        32: R_PPC64_TOC16_HA    \.toc\+0x28
69
  34:   e8 62 00 28     ld      r3,40\(r2\)
70
                        36: R_PPC64_TOC16_LO_DS \.toc\+0x28
71
  38:   38 60 00 08     li      r3,8
72
  3c:   38 60 ff f8     li      r3,-8
73
  40:   38 60 00 08     li      r3,8
74
  44:   38 60 ff f8     li      r3,-8
75
  48:   38 60 ff f8     li      r3,-8
76
  4c:   38 60 00 08     li      r3,8
77
  50:   38 60 00 00     li      r3,0
78
                        52: R_PPC64_ADDR16_LO   \.data
79
  54:   38 60 00 00     li      r3,0
80
                        56: R_PPC64_ADDR16_HI   \.data
81
  58:   38 60 00 00     li      r3,0
82
                        5a: R_PPC64_ADDR16_HA   \.data
83
  5c:   38 60 00 00     li      r3,0
84
                        5e: R_PPC64_ADDR16_HIGHER       \.data
85
  60:   38 60 00 00     li      r3,0
86
                        62: R_PPC64_ADDR16_HIGHERA      \.data
87
  64:   38 60 00 00     li      r3,0
88
                        66: R_PPC64_ADDR16_HIGHEST      \.data
89
  68:   38 60 00 00     li      r3,0
90
                        6a: R_PPC64_ADDR16_HIGHESTA     \.data
91
  6c:   38 60 ff f8     li      r3,-8
92
  70:   38 60 ff ff     li      r3,-1
93
  74:   38 60 00 00     li      r3,0
94
  78:   38 60 ff ff     li      r3,-1
95
  7c:   38 60 00 00     li      r3,0
96
  80:   38 60 ff ff     li      r3,-1
97
  84:   38 60 00 00     li      r3,0
98
  88:   e8 64 00 08     ld      r3,8\(r4\)
99
  8c:   e8 60 00 00     ld      r3,0\(0\)
100
                        8e: R_PPC64_ADDR16_LO_DS        \.text
101
Disassembly of section \.data:
102
 
103
0000000000000000 :
104
   0:   00 00 00 00     \.long 0x0
105
   4:   de ad be ef     stfdu   f21,-16657\(r13\)
106
 
107
0000000000000008 :
108
   8:   00 00 00 00     \.long 0x0
109
   c:   ca fe ba be     lfd     f23,-17730\(r30\)
110
 
111
0000000000000010 :
112
  10:   00 98 96 80     \.long 0x989680
113
                        10: R_PPC64_REL32       jk\+0x989680
114
 
115
0000000000000014 :
116
  14:   ff ff ff fc     fnmsub  f31,f31,f31,f31
117
                        14: R_PPC64_REL32       jk\+0xfffffffffffffffc
118
 
119
0000000000000018 :
120
  18:   00 00 00 00     \.long 0x0
121
                        18: R_PPC64_REL32       jk
122
 
123
000000000000001c :
124
  1c:   00 00 00 04     \.long 0x4
125
                        1c: R_PPC64_REL32       jk\+0x4
126
 
127
0000000000000020 :
128
  20:   00 00 00 00     \.long 0x0
129
                        20: R_PPC64_REL64       jk\+0x8
130
  24:   00 00 00 08     \.long 0x8
131
 
132
0000000000000028 :
133
  28:   00 00 00 00     \.long 0x0
134
                        28: R_PPC64_REL64       jk\+0x10
135
  2c:   00 00 00 10     \.long 0x10
136
Disassembly of section \.toc:
137
 
138
0000000000000000 <\.toc>:
139
        \.\.\.
140
                        0: R_PPC64_ADDR64       \.data
141
                        8: R_PPC64_ADDR64       \.data\+0x8
142
   c:   00 00 00 08     \.long 0x8
143
  10:   00 00 00 00     \.long 0x0
144
                        10: R_PPC64_ADDR64      \.data\+0x8
145
  14:   00 00 00 08     \.long 0x8
146
  18:   00 00 00 00     \.long 0x0
147
                        18: R_PPC64_ADDR64      \.data\+0x10
148
  1c:   00 00 00 10     \.long 0x10
149
        \.\.\.
150
                        20: R_PPC64_ADDR64      esym0
151
                        28: R_PPC64_ADDR64      esym1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.