OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [ld/] [testsuite/] [ld-mips-elf/] [pic-and-nonpic-1-rel.dd] - Blame information for rev 205

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
 
2
.*
3
 
4
Disassembly of section \.text:
5
 
6
00000000 :
7
   0:   3c1c0000        lui     gp,0x0
8
                        0: R_MIPS_HI16  _gp_disp
9
   4:   279c0000        addiu   gp,gp,0
10
                        4: R_MIPS_LO16  _gp_disp
11
   8:   0399e021        addu    gp,gp,t9
12
   c:   0c000000        jal     0 .*
13
                        c: R_MIPS_26    f3
14
  10:   00000000        nop
15
  14:   03e00008        jr      ra
16
  18:   00000000        nop
17
 
18
0000001c :
19
  1c:   3c1c0000        lui     gp,0x0
20
                        1c: R_MIPS_HI16 _gp_disp
21
  20:   279c0000        addiu   gp,gp,0
22
                        20: R_MIPS_LO16 _gp_disp
23
  24:   0399e021        addu    gp,gp,t9
24
  28:   03e00008        jr      ra
25
  2c:   00000000        nop
26
 
27
00000030 :
28
  30:   f000 6a00       li      v0,0
29
                        30: R_MIPS16_HI16       _gp_disp
30
  34:   f000 0b00       la      v1,34 .*
31
                        34: R_MIPS16_LO16       _gp_disp
32
  38:   f400 3240       sll     v0,16
33
  3c:   e269            addu    v0,v1
34
  3e:   6500            nop
35
 
36
00000040 <__start>:
37
  40:   0c000000        jal     0 .*
38
                        40: R_MIPS_26   f1
39
  44:   00000000        nop
40
  48:   0c000000        jal     0 .*
41
                        48: R_MIPS_26   f2
42
  4c:   00000000        nop
43
  50:   0c000000        jal     0 .*
44
                        50: R_MIPS_26   f3
45
  54:   00000000        nop
46
        ...

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.