OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [ld/] [testsuite/] [ld-mips-elf/] [pic-and-nonpic-3a.dd] - Blame information for rev 205

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
# GOT layout:
2
#
3
# -32752: lazy resolution function
4
# -32748: reserved for module pointer
5
# -32744: the GOT page entry
6
# -32740: foo's GOT entry
7
# -32736: ext's GOT entry
8
 
9
.*
10
 
11
Disassembly of section \.text:
12
 
13
00000800 :
14
 800:   3c1c0001        lui     gp,0x1
15
 804:   279c7bf0        addiu   gp,gp,31728
16
 808:   0399e021        addu    gp,gp,t9
17
 80c:   8f99801c        lw      t9,-32740\(gp\)
18
 810:   8f828018        lw      v0,-32744\(gp\)
19
 814:   03200008        jr      t9
20
 818:   24420000        addiu   v0,v0,0
21
 
22
0000081c :
23
 81c:   f000 6a01       li      v0,1
24
 820:   f3cf 0a10       la      v0,83f0 .*
25
 824:   f400 3240       sll     v0,16
26
 828:   e269            addu    v0,v1
27
 82a:   f030 9a60       lw      v1,-32736\(v0\)
28
 82e:   659a            move    gp,v0
29
 830:   eb00            jr      v1
30
 832:   653b            move    t9,v1
31
#...
32
Disassembly of section \.MIPS\.stubs:
33
 
34
00000c00 <.MIPS.stubs>:
35
 c00:   8f998010        lw      t9,-32752\(gp\)
36
 c04:   03e07821        move    t7,ra
37
 c08:   0320f809        jalr    t9
38
 c0c:   24180007        li      t8,7
39
        \.\.\.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.