OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [ld/] [testsuite/] [ld-spu/] [ovl.d] - Blame information for rev 308

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#source: ovl.s
2
#ld: -N -T ovl1.lnk -T ovl.lnk --emit-relocs
3
#objdump: -D -r
4
 
5
.*elf32-spu
6
 
7
Disassembly of section \.text:
8
 
9
00000100 <_start>:
10
.*      ai      \$1,\$1,-32
11
.*      xor     \$0,\$0,\$0
12
.*      stqd    \$0,0\(\$1\)
13
.*      stqd    \$0,16\(\$1\)
14
.*      brsl    \$0,.* <00000000\.ovl_call\.f1_a1>.*
15
.*SPU_REL16     f1_a1
16
.*      brsl    \$0,.* <00000000\.ovl_call\.f2_a1>.*
17
.*SPU_REL16     f2_a1
18
.*      brsl    \$0,.* <00000000\.ovl_call\.f1_a2>.*
19
.*SPU_REL16     f1_a2
20
.*      ila     \$9,.*
21
.*SPU_ADDR18    f2_a2
22
.*      bisl    \$0,\$9
23
.*      ai      \$1,\$1,32      # 20
24
.*      br      100 <_start>    # 100
25
.*SPU_REL16     _start
26
 
27
0000012c :
28
.*      bi      \$0
29
 
30
#...
31
[0-9a-f]+ <__ovly_return>:
32
#...
33
[0-9a-f]+ <__ovly_load>:
34
#...
35
[0-9a-f]+ <_ovly_debug_event>:
36
#...
37
00000330 <00000000\.ovl_call\.f1_a1>:
38
.*      ila     \$78,1
39
.*      lnop
40
.*      ila     \$79,1024       # 400
41
.*      bra?    .* <__ovly_load>.*
42
 
43
00000340 <00000000\.ovl_call\.f2_a1>:
44
.*      ila     \$78,1
45
.*      lnop
46
.*      ila     \$79,1028       # 404
47
.*      bra?    .* <__ovly_load>.*
48
 
49
00000350 <00000000.ovl_call.f1_a2>:
50
.*      ila     \$78,2
51
.*      lnop
52
.*      ila     \$79,1024       # 400
53
.*      bra?    .* <__ovly_load>.*
54
 
55
00000360 <00000000\.ovl_call\.f2_a2>:
56
.*      ila     \$78,2
57
.*      lnop
58
.*      ila     \$79,1060       # 424
59
.*      bra?    .* <__ovly_load>.*
60
 
61
00000370 <00000000\.ovl_call\.f4_a1>:
62
.*      ila     \$78,1
63
.*      lnop
64
.*      ila     \$79,1040       # 410
65
.*      bra?    .* <__ovly_load>.*
66
 
67
00000380 <00000000.ovl_call.14:8>:
68
.*      ila     \$78,2
69
.*      lnop
70
.*      ila     \$79,1076       # 434
71
.*      bra?    .* <__ovly_load>.*
72
 
73
#00000330 <00000000\.ovl_call\.f1_a1>:
74
#.*     bra?sl  \$75,.* <__ovly_load>.*
75
#.*00 04 04 00.*
76
#
77
#00000338 <00000000\.ovl_call\.f2_a1>:
78
#.*     bra?sl  \$75,.* <__ovly_load>.*
79
#.*00 04 04 04.*
80
#
81
#00000340 <00000000\.ovl_call\.f1_a2>:
82
#.*     bra?sl  \$75,.* <__ovly_load>.*
83
#.*00 08 04 00.*
84
#
85
#00000348 <00000000\.ovl_call\.f2_a2>:
86
#.*     bra?sl  \$75,.* <__ovly_load>.*
87
#.*00 08 04 24.*
88
#
89
#00000350 <00000000\.ovl_call\.f4_a1>:
90
#.*     bra?sl  \$75,.* <__ovly_load>.*
91
#.*00 04 04 10.*
92
#
93
#00000358 <00000000.ovl_call.14:8>:
94
#.*     bra?sl  \$75,.* <__ovly_load>.*
95
#.*00 08 04 34.*
96
 
97
Disassembly of section \.ov_a1:
98
 
99
00000400 :
100
.*      br      .* .*
101
.*SPU_REL16     f3_a1
102
 
103
00000404 :
104
.*      ila     \$3,.*
105
.*SPU_ADDR18    f4_a1
106
.*      bi      \$0
107
 
108
0000040c :
109
.*      bi      \$0
110
 
111
00000410 :
112
.*      bi      \$0
113
        \.\.\.
114
Disassembly of section \.ov_a2:
115
 
116
00000400 :
117
.*      stqd    \$0,16\(\$1\)
118
.*      stqd    \$1,-32\(\$1\)
119
.*      ai      \$1,\$1,-32
120
.*      brsl    \$0,12c         # 12c
121
.*SPU_REL16     f0
122
.*      brsl    \$0,.* <00000000\.ovl_call\.f1_a1>.*
123
.*SPU_REL16     f1_a1
124
.*      brsl    \$0,.* .*
125
.*SPU_REL16     f3_a2
126
.*      lqd     \$0,48\(\$1\)   # 30
127
.*      ai      \$1,\$1,32      # 20
128
.*      bi      \$0
129
 
130
00000424 :
131
.*      ilhu    \$3,.*
132
.*SPU_ADDR16_HI f4_a2
133
.*      iohl    \$3,.*
134
.*SPU_ADDR16_LO f4_a2
135
.*      bi      \$0
136
 
137
00000430 :
138
.*      bi      \$0
139
 
140
00000434 :
141
.*      br      .* .*
142
.*SPU_REL16     f3_a2
143
        \.\.\.
144
Disassembly of section .data:
145
 
146
00000440 <_ovly_table-0x10>:
147
 440:   00 00 00 00 .*
148
 444:   00 00 00 01 .*
149
        \.\.\.
150
00000450 <_ovly_table>:
151
 450:   00 00 04 00 .*
152
 454:   00 00 00 20 .*
153
# 458:  00 00 03 40 .*
154
 458:   00 00 01 00 .*
155
 45c:   00 00 00 01 .*
156
 460:   00 00 04 00 .*
157
 464:   00 00 00 40 .*
158
# 468:  00 00 03 60 .*
159
 468:   00 00 01 20 .*
160
 46c:   00 00 00 01 .*
161
 
162
00000470 <_ovly_buf_table>:
163
 470:   00 00 00 00 .*
164
 
165
Disassembly of section \.toe:
166
 
167
00000480 <_EAR_>:
168
        \.\.\.
169
Disassembly of section \.note\.spu_name:
170
 
171
.* <\.note\.spu_name>:
172
.*:     00 00 00 08 .*
173
.*:     00 00 00 0c .*
174
.*:     00 00 00 01 .*
175
.*:     53 50 55 4e .*
176
.*:     41 4d 45 00 .*
177
.*:     74 6d 70 64 .*
178
.*:     69 72 2f 64 .*
179
.*:     75 6d 70 00 .*

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.