OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [config/] [arm/] [aout.h] - Blame information for rev 199

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
/* Definitions of target machine for GNU compiler, for ARM with a.out
2
   Copyright (C) 1995, 1996, 1997, 1998, 1999, 2000, 2004, 2007
3
   Free Software Foundation, Inc.
4
   Contributed by Richard Earnshaw (rearnsha@armltd.co.uk).
5
 
6
   This file is part of GCC.
7
 
8
   GCC is free software; you can redistribute it and/or modify it
9
   under the terms of the GNU General Public License as published
10
   by the Free Software Foundation; either version 3, or (at your
11
   option) any later version.
12
 
13
   GCC is distributed in the hope that it will be useful, but WITHOUT
14
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
15
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
16
   License for more details.
17
 
18
   You should have received a copy of the GNU General Public License
19
   along with GCC; see the file COPYING3.  If not see
20
   <http://www.gnu.org/licenses/>.  */
21
 
22
#ifndef ASM_APP_ON
23
#define ASM_APP_ON              ""
24
#endif
25
#ifndef ASM_APP_OFF
26
#define ASM_APP_OFF             ""
27
#endif
28
 
29
/* Switch to the text or data segment.  */
30
#define TEXT_SECTION_ASM_OP     "\t.text"
31
#define DATA_SECTION_ASM_OP     "\t.data"
32
#define BSS_SECTION_ASM_OP      "\t.bss"
33
 
34
/* Note: If USER_LABEL_PREFIX or LOCAL_LABEL_PREFIX are changed,
35
   make sure that this change is reflected in the function
36
   coff_arm_is_local_label_name() in bfd/coff-arm.c.  */
37
#ifndef REGISTER_PREFIX
38
#define REGISTER_PREFIX         ""
39
#endif
40
 
41
#ifndef USER_LABEL_PREFIX
42
#define USER_LABEL_PREFIX       "_"
43
#endif
44
 
45
#ifndef LOCAL_LABEL_PREFIX
46
#define LOCAL_LABEL_PREFIX      ""
47
#endif
48
 
49
/* The assembler's names for the registers.  */
50
#ifndef REGISTER_NAMES
51
#define REGISTER_NAMES                             \
52
{                                                  \
53
  "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7",  \
54
  "r8", "r9", "sl", "fp", "ip", "sp", "lr", "pc",  \
55
  "f0", "f1", "f2", "f3", "f4", "f5", "f6", "f7",  \
56
  "cc", "sfp", "afp",                              \
57
  "mv0",   "mv1",   "mv2",   "mv3",                \
58
  "mv4",   "mv5",   "mv6",   "mv7",                \
59
  "mv8",   "mv9",   "mv10",  "mv11",               \
60
  "mv12",  "mv13",  "mv14",  "mv15",               \
61
  "wcgr0", "wcgr1", "wcgr2", "wcgr3",              \
62
  "wr0",   "wr1",   "wr2",   "wr3",                \
63
  "wr4",   "wr5",   "wr6",   "wr7",                \
64
  "wr8",   "wr9",   "wr10",  "wr11",               \
65
  "wr12",  "wr13",  "wr14",  "wr15",               \
66
  "s0",  "s1",  "s2",  "s3",  "s4",  "s5",  "s6",  "s7",  \
67
  "s8",  "s9",  "s10", "s11", "s12", "s13", "s14", "s15", \
68
  "s16", "s17", "s18", "s19", "s20", "s21", "s22", "s23", \
69
  "s24", "s25", "s26", "s27", "s28", "s29", "s30", "s31", \
70
  "vfpcc"                                          \
71
}
72
#endif
73
 
74
#ifndef ADDITIONAL_REGISTER_NAMES
75
#define ADDITIONAL_REGISTER_NAMES               \
76
{                                               \
77
  {"a1", 0},                                     \
78
  {"a2", 1},                                    \
79
  {"a3", 2},                                    \
80
  {"a4", 3},                                    \
81
  {"v1", 4},                                    \
82
  {"v2", 5},                                    \
83
  {"v3", 6},                                    \
84
  {"v4", 7},                                    \
85
  {"v5", 8},                                    \
86
  {"v6", 9},                                    \
87
  {"rfp", 9}, /* Gcc used to call it this */    \
88
  {"sb", 9},                                    \
89
  {"v7", 10},                                   \
90
  {"r10", 10},  /* sl */                        \
91
  {"r11", 11},  /* fp */                        \
92
  {"r12", 12},  /* ip */                        \
93
  {"r13", 13},  /* sp */                        \
94
  {"r14", 14},  /* lr */                        \
95
  {"r15", 15},  /* pc */                        \
96
  {"mvf0", 27},                                 \
97
  {"mvf1", 28},                                 \
98
  {"mvf2", 29},                                 \
99
  {"mvf3", 30},                                 \
100
  {"mvf4", 31},                                 \
101
  {"mvf5", 32},                                 \
102
  {"mvf6", 33},                                 \
103
  {"mvf7", 34},                                 \
104
  {"mvf8", 35},                                 \
105
  {"mvf9", 36},                                 \
106
  {"mvf10", 37},                                \
107
  {"mvf11", 38},                                \
108
  {"mvf12", 39},                                \
109
  {"mvf13", 40},                                \
110
  {"mvf14", 41},                                \
111
  {"mvf15", 42},                                \
112
  {"mvd0", 27},                                 \
113
  {"mvd1", 28},                                 \
114
  {"mvd2", 29},                                 \
115
  {"mvd3", 30},                                 \
116
  {"mvd4", 31},                                 \
117
  {"mvd5", 32},                                 \
118
  {"mvd6", 33},                                 \
119
  {"mvd7", 34},                                 \
120
  {"mvd8", 35},                                 \
121
  {"mvd9", 36},                                 \
122
  {"mvd10", 37},                                \
123
  {"mvd11", 38},                                \
124
  {"mvd12", 39},                                \
125
  {"mvd13", 40},                                \
126
  {"mvd14", 41},                                \
127
  {"mvd15", 42},                                \
128
  {"mvfx0", 27},                                \
129
  {"mvfx1", 28},                                \
130
  {"mvfx2", 29},                                \
131
  {"mvfx3", 30},                                \
132
  {"mvfx4", 31},                                \
133
  {"mvfx5", 32},                                \
134
  {"mvfx6", 33},                                \
135
  {"mvfx7", 34},                                \
136
  {"mvfx8", 35},                                \
137
  {"mvfx9", 36},                                \
138
  {"mvfx10", 37},                               \
139
  {"mvfx11", 38},                               \
140
  {"mvfx12", 39},                               \
141
  {"mvfx13", 40},                               \
142
  {"mvfx14", 41},                               \
143
  {"mvfx15", 42},                               \
144
  {"mvdx0", 27},                                \
145
  {"mvdx1", 28},                                \
146
  {"mvdx2", 29},                                \
147
  {"mvdx3", 30},                                \
148
  {"mvdx4", 31},                                \
149
  {"mvdx5", 32},                                \
150
  {"mvdx6", 33},                                \
151
  {"mvdx7", 34},                                \
152
  {"mvdx8", 35},                                \
153
  {"mvdx9", 36},                                \
154
  {"mvdx10", 37},                               \
155
  {"mvdx11", 38},                               \
156
  {"mvdx12", 39},                               \
157
  {"mvdx13", 40},                               \
158
  {"mvdx14", 41},                               \
159
  {"mvdx15", 42},                               \
160
  {"d0", 63},                                   \
161
  {"d1", 65},                                   \
162
  {"d2", 67},                                   \
163
  {"d3", 69},                                   \
164
  {"d4", 71},                                   \
165
  {"d5", 73},                                   \
166
  {"d6", 75},                                   \
167
  {"d7", 77},                                   \
168
  {"d8", 79},                                   \
169
  {"d9", 81},                                   \
170
  {"d10", 83},                                  \
171
  {"d11", 85},                                  \
172
  {"d12", 87},                                  \
173
  {"d13", 89},                                  \
174
  {"d14", 91},                                  \
175
  {"d15", 93},                                  \
176
}
177
#endif
178
 
179
/* Arm Assembler barfs on dollars.  */
180
#define DOLLARS_IN_IDENTIFIERS 0
181
 
182
#ifndef NO_DOLLAR_IN_LABEL
183
#define NO_DOLLAR_IN_LABEL 1
184
#endif
185
 
186
/* Generate DBX debugging information.  riscix.h will undefine this because
187
   the native assembler does not support stabs.  */
188
#define DBX_DEBUGGING_INFO 1
189
 
190
/* Acorn dbx moans about continuation chars, so don't use any.  */
191
#ifndef DBX_CONTIN_LENGTH
192
#define DBX_CONTIN_LENGTH  0
193
#endif
194
 
195
/* Output a function label definition.  */
196
#ifndef ASM_DECLARE_FUNCTION_NAME
197
#define ASM_DECLARE_FUNCTION_NAME(STREAM, NAME, DECL)   \
198
  do                                                    \
199
    {                                                   \
200
      ARM_DECLARE_FUNCTION_NAME (STREAM, NAME, DECL);   \
201
      ASM_OUTPUT_LABEL (STREAM, NAME);                  \
202
    }                                                   \
203
  while (0)
204
#endif
205
 
206
/* Globalizing directive for a label.  */
207
#define GLOBAL_ASM_OP "\t.global\t"
208
 
209
/* Make an internal label into a string.  */
210
#ifndef ASM_GENERATE_INTERNAL_LABEL
211
#define ASM_GENERATE_INTERNAL_LABEL(STRING, PREFIX, NUM)  \
212
  sprintf (STRING, "*%s%s%u", LOCAL_LABEL_PREFIX, PREFIX, (unsigned int)(NUM))
213
#endif
214
 
215
/* Output an element of a dispatch table.  */
216
#define ASM_OUTPUT_ADDR_VEC_ELT(STREAM, VALUE)  \
217
  asm_fprintf (STREAM, "\t.word\t%LL%d\n", VALUE)
218
 
219
#define ASM_OUTPUT_ADDR_DIFF_ELT(STREAM, BODY, VALUE, REL)              \
220
  do                                                                    \
221
    {                                                                   \
222
      if (TARGET_ARM)                                                   \
223
        asm_fprintf (STREAM, "\tb\t%LL%d\n", VALUE);                    \
224
      else                                                              \
225
        asm_fprintf (STREAM, "\t.word\t%LL%d-%LL%d\n", VALUE, REL);     \
226
    }                                                                   \
227
  while (0)
228
 
229
 
230
#undef  ASM_OUTPUT_ASCII
231
#define ASM_OUTPUT_ASCII(STREAM, PTR, LEN)  \
232
  output_ascii_pseudo_op (STREAM, (const unsigned char *) (PTR), LEN)
233
 
234
/* Output a gap.  In fact we fill it with nulls.  */
235
#undef  ASM_OUTPUT_SKIP
236
#define ASM_OUTPUT_SKIP(STREAM, NBYTES)         \
237
  fprintf (STREAM, "\t.space\t%d\n", (int) (NBYTES))
238
 
239
/* Align output to a power of two.  Horrible /bin/as.  */
240
#ifndef ASM_OUTPUT_ALIGN  
241
#define ASM_OUTPUT_ALIGN(STREAM, POWER)                 \
242
  do                                                    \
243
    {                                                   \
244
      register int amount = 1 << (POWER);               \
245
                                                        \
246
      if (amount == 2)                                  \
247
        fprintf (STREAM, "\t.even\n");                  \
248
      else if (amount != 1)                             \
249
        fprintf (STREAM, "\t.align\t%d\n", amount - 4); \
250
    }                                                   \
251
  while (0)
252
#endif
253
 
254
/* Output a common block.  */
255
#ifndef ASM_OUTPUT_COMMON
256
#define ASM_OUTPUT_COMMON(STREAM, NAME, SIZE, ROUNDED)  \
257
  do                                                    \
258
    {                                                   \
259
      fprintf (STREAM, "\t.comm\t");                    \
260
      assemble_name (STREAM, NAME);                     \
261
      asm_fprintf (STREAM, ", %d\t%@ %d\n",             \
262
                   (int)(ROUNDED), (int)(SIZE));        \
263
    }                                                   \
264
  while (0)
265
#endif
266
 
267
/* Output a local common block.  /bin/as can't do this, so hack a
268
   `.space' into the bss segment.  Note that this is *bad* practice,
269
   which is guaranteed NOT to work since it doesn't define STATIC
270
   COMMON space but merely STATIC BSS space.  */
271
#ifndef ASM_OUTPUT_ALIGNED_LOCAL
272
#define ASM_OUTPUT_ALIGNED_LOCAL(STREAM, NAME, SIZE, ALIGN)             \
273
  do                                                                    \
274
    {                                                                   \
275
      switch_to_section (bss_section);                                  \
276
      ASM_OUTPUT_ALIGN (STREAM, floor_log2 (ALIGN / BITS_PER_UNIT));    \
277
      ASM_OUTPUT_LABEL (STREAM, NAME);                                  \
278
      fprintf (STREAM, "\t.space\t%d\n", (int)(SIZE));                  \
279
    }                                                                   \
280
  while (0)
281
#endif
282
 
283
/* Output a zero-initialized block.  */
284
#ifndef ASM_OUTPUT_ALIGNED_BSS
285
#define ASM_OUTPUT_ALIGNED_BSS(STREAM, DECL, NAME, SIZE, ALIGN) \
286
  asm_output_aligned_bss (STREAM, DECL, NAME, SIZE, ALIGN)
287
#endif
288
 
289
/* Output a #ident directive.  */
290
#ifndef ASM_OUTPUT_IDENT
291
#define ASM_OUTPUT_IDENT(STREAM,STRING)  \
292
  asm_fprintf (STREAM, "%@ - - - ident %s\n", STRING)
293
#endif
294
 
295
#ifndef ASM_COMMENT_START
296
#define ASM_COMMENT_START       "@"
297
#endif
298
 
299
/* This works for GAS and some other assemblers.  */
300
#define SET_ASM_OP              "\t.set\t"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.