URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [config/] [c4x/] [c4x.opt] - Blame information for rev 455

Go to most recent revision | Details | Compare with Previous | View Log


; Options for the TMS320C[34]x port of the compiler.
 
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
;
; This file is part of GCC.
;
; GCC is free software; you can redistribute it and/or modify it under
; the terms of the GNU General Public License as published by the Free
; Software Foundation; either version 3, or (at your option) any later
; version.
;
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
; for more details.
;
; You should have received a copy of the GNU General Public License
; along with GCC; see the file COPYING3.  If not see
; .
 
m30
Target RejectNegative
Generate code for C30 CPU
 
m31
Target RejectNegative
Generate code for C31 CPU
 
m32
Target RejectNegative
Generate code for C32 CPU
 
m33
Target RejectNegative
Generate code for C33 CPU
 
m40
Target RejectNegative
Generate code for C40 CPU
 
m44
Target RejectNegative
Generate code for C44 CPU
 
maliases
Target Report Mask(ALIASES)
Assume that pointers may be aliased
 
mbig
Target RejectNegative Report InverseMask(SMALL)
Big memory model
 
mbk
Target Report Mask(BK)
Use the BK register as a general purpose register
 
mcpu=
Target RejectNegative Joined
-mcpu=CPU       Generate code for CPU
 
mdb
Target Report Mask(DB)
Enable use of DB instruction
 
mdebug
Target Report Mask(DEBUG)
Enable debugging
 
mdevel
Target Report Mask(DEVEL)
Enable new features under development
 
mfast-fix
Target Report Mask(FAST_FIX)
Use fast but approximate float to integer conversion
 
mforce
Target Report Mask(FORCE)
Force RTL generation to emit valid 3 operand insns
 
mhoist
Target Report Mask(HOIST)
Force constants into registers to improve hoisting
 
misr-dp-reload
Target Mask(PARANOID) MaskExists
Save DP across ISR in small memory model
 
mloop-unsigned
Target Report Mask(LOOP_UNSIGNED)
Allow unsigned iteration counts for RPTB/DB
 
mmemparm
Target RejectNegative Report Mask(MEMPARM)
Pass arguments on the stack
 
mmpyi
Target Report Mask(MPYI)
Use MPYI instruction for C3x
 
mparallel-insns
Target Report Mask(PARALLEL)
Enable parallel instructions
 
mparallel-mpy
Target Report Mask(PARALLEL_MPY)
Enable MPY||ADD and MPY||SUB instructions
 
mparanoid
Target Report Mask(PARANOID)
Save DP across ISR in small memory model
 
mpreserve-float
Target Report Mask(PRESERVE_FLOAT)
Preserve all 40 bits of FP reg across call
 
mregparm
Target RejectNegative Report InverseMask(MEMPARM)
Pass arguments in registers
 
mrptb
Target Report Mask(RPTB)
Enable use of RTPB instruction
 
mrpts
Target Report Mask(RPTS)
Enable use of RTPS instruction
 
mrpts=
Target RejectNegative Joined UInteger Var(c4x_rpts_cycles)
-mrpts=N        Set the maximum number of iterations for RPTS to N
 
msmall
Target RejectNegative Report Mask(SMALL)
Small memory model
 
mti
Target Report Mask(TI)
Emit code compatible with TI tools

Line No.	Rev	Author	Line
1	38	julius	`; Options for the TMS320C[34]x port of the compiler.`
2
3			`; Copyright (C) 2005, 2007 Free Software Foundation, Inc.`
4			`;`
5			`; This file is part of GCC.`
6			`;`
7			`; GCC is free software; you can redistribute it and/or modify it under`
8			`; the terms of the GNU General Public License as published by the Free`
9			`; Software Foundation; either version 3, or (at your option) any later`
10			`; version.`
11			`;`
12			`; GCC is distributed in the hope that it will be useful, but WITHOUT ANY`
13			`; WARRANTY; without even the implied warranty of MERCHANTABILITY or`
14			`; FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License`
15			`; for more details.`
16			`;`
17			`; You should have received a copy of the GNU General Public License`
18			`; along with GCC; see the file COPYING3. If not see`
19			`; .`
20
21			`m30`
22			`Target RejectNegative`
23			`Generate code for C30 CPU`
24
25			`m31`
26			`Target RejectNegative`
27			`Generate code for C31 CPU`
28
29			`m32`
30			`Target RejectNegative`
31			`Generate code for C32 CPU`
32
33			`m33`
34			`Target RejectNegative`
35			`Generate code for C33 CPU`
36
37			`m40`
38			`Target RejectNegative`
39			`Generate code for C40 CPU`
40
41			`m44`
42			`Target RejectNegative`
43			`Generate code for C44 CPU`
44
45			`maliases`
46			`Target Report Mask(ALIASES)`
47			`Assume that pointers may be aliased`
48
49			`mbig`
50			`Target RejectNegative Report InverseMask(SMALL)`
51			`Big memory model`
52
53			`mbk`
54			`Target Report Mask(BK)`
55			`Use the BK register as a general purpose register`
56
57			`mcpu=`
58			`Target RejectNegative Joined`
59			`-mcpu=CPU Generate code for CPU`
60
61			`mdb`
62			`Target Report Mask(DB)`
63			`Enable use of DB instruction`
64
65			`mdebug`
66			`Target Report Mask(DEBUG)`
67			`Enable debugging`
68
69			`mdevel`
70			`Target Report Mask(DEVEL)`
71			`Enable new features under development`
72
73			`mfast-fix`
74			`Target Report Mask(FAST_FIX)`
75			`Use fast but approximate float to integer conversion`
76
77			`mforce`
78			`Target Report Mask(FORCE)`
79			`Force RTL generation to emit valid 3 operand insns`
80
81			`mhoist`
82			`Target Report Mask(HOIST)`
83			`Force constants into registers to improve hoisting`
84
85			`misr-dp-reload`
86			`Target Mask(PARANOID) MaskExists`
87			`Save DP across ISR in small memory model`
88
89			`mloop-unsigned`
90			`Target Report Mask(LOOP_UNSIGNED)`
91			`Allow unsigned iteration counts for RPTB/DB`
92
93			`mmemparm`
94			`Target RejectNegative Report Mask(MEMPARM)`
95			`Pass arguments on the stack`
96
97			`mmpyi`
98			`Target Report Mask(MPYI)`
99			`Use MPYI instruction for C3x`
100
101			`mparallel-insns`
102			`Target Report Mask(PARALLEL)`
103			`Enable parallel instructions`
104
105			`mparallel-mpy`
106			`Target Report Mask(PARALLEL_MPY)`
107			`Enable MPY\|\|ADD and MPY\|\|SUB instructions`
108
109			`mparanoid`
110			`Target Report Mask(PARANOID)`
111			`Save DP across ISR in small memory model`
112
113			`mpreserve-float`
114			`Target Report Mask(PRESERVE_FLOAT)`
115			`Preserve all 40 bits of FP reg across call`
116
117			`mregparm`
118			`Target RejectNegative Report InverseMask(MEMPARM)`
119			`Pass arguments in registers`
120
121			`mrptb`
122			`Target Report Mask(RPTB)`
123			`Enable use of RTPB instruction`
124
125			`mrpts`
126			`Target Report Mask(RPTS)`
127			`Enable use of RTPS instruction`
128
129			`mrpts=`
130			`Target RejectNegative Joined UInteger Var(c4x_rpts_cycles)`
131			`-mrpts=N Set the maximum number of iterations for RPTS to N`
132
133			`msmall`
134			`Target RejectNegative Report Mask(SMALL)`
135			`Small memory model`
136
137			`mti`
138			`Target Report Mask(TI)`
139			`Emit code compatible with TI tools`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [config/] [c4x/] [c4x.opt] - Blame information for rev 455