OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [config/] [i386/] [constraints.md] - Blame information for rev 247

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
;; Constraint definitions for IA-32 and x86-64.
2
;; Copyright (C) 2006, 2007 Free Software Foundation, Inc.
3
;;
4
;; This file is part of GCC.
5
;;
6
;; GCC is free software; you can redistribute it and/or modify
7
;; it under the terms of the GNU General Public License as published by
8
;; the Free Software Foundation; either version 3, or (at your option)
9
;; any later version.
10
;;
11
;; GCC is distributed in the hope that it will be useful,
12
;; but WITHOUT ANY WARRANTY; without even the implied warranty of
13
;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
;; GNU General Public License for more details.
15
;;
16
;; You should have received a copy of the GNU General Public License
17
;; along with GCC; see the file COPYING3.  If not see
18
;; .
19
 
20
;;; Unused letters:
21
;;;     B     H           TU W
22
;;;           h jk          vw  z
23
 
24
;; Integer register constraints.
25
;; It is not necessary to define 'r' here.
26
(define_register_constraint "R" "LEGACY_REGS"
27
 "Legacy register---the eight integer registers available on all
28
  i386 processors (@code{a}, @code{b}, @code{c}, @code{d},
29
  @code{si}, @code{di}, @code{bp}, @code{sp}).")
30
 
31
(define_register_constraint "q" "TARGET_64BIT ? GENERAL_REGS : Q_REGS"
32
 "Any register accessible as @code{@var{r}l}.  In 32-bit mode, @code{a},
33
  @code{b}, @code{c}, and @code{d}; in 64-bit mode, any integer register.")
34
 
35
(define_register_constraint "Q" "Q_REGS"
36
 "Any register accessible as @code{@var{r}h}: @code{a}, @code{b},
37
  @code{c}, and @code{d}.")
38
 
39
(define_register_constraint "l" "INDEX_REGS"
40
 "@internal Any register that can be used as the index in a base+index
41
  memory access: that is, any general register except the stack pointer.")
42
 
43
(define_register_constraint "a" "AREG"
44
 "The @code{a} register.")
45
 
46
(define_register_constraint "b" "BREG"
47
 "The @code{b} register.")
48
 
49
(define_register_constraint "c" "CREG"
50
 "The @code{c} register.")
51
 
52
(define_register_constraint "d" "DREG"
53
 "The @code{d} register.")
54
 
55
(define_register_constraint "S" "SIREG"
56
 "The @code{si} register.")
57
 
58
(define_register_constraint "D" "DIREG"
59
 "The @code{di} register.")
60
 
61
(define_register_constraint "A" "AD_REGS"
62
 "The @code{a} and @code{d} registers, as a pair (for instructions
63
  that return half the result in one and half in the other).")
64
 
65
;; Floating-point register constraints.
66
(define_register_constraint "f"
67
 "TARGET_80387 || TARGET_FLOAT_RETURNS_IN_80387 ? FLOAT_REGS : NO_REGS"
68
 "Any 80387 floating-point (stack) register.")
69
 
70
(define_register_constraint "t"
71
 "TARGET_80387 || TARGET_FLOAT_RETURNS_IN_80387 ? FP_TOP_REG : NO_REGS"
72
 "Top of 80387 floating-point stack (@code{%st(0)}).")
73
 
74
(define_register_constraint "u"
75
 "TARGET_80387 || TARGET_FLOAT_RETURNS_IN_80387 ? FP_SECOND_REG : NO_REGS"
76
 "Second from top of 80387 floating-point stack (@code{%st(1)}).")
77
 
78
;; Vector registers (also used for plain floating point nowadays).
79
(define_register_constraint "y" "TARGET_MMX ? MMX_REGS : NO_REGS"
80
 "Any MMX register.")
81
 
82
(define_register_constraint "x" "TARGET_SSE ? SSE_REGS : NO_REGS"
83
 "Any SSE register.")
84
 
85
(define_register_constraint "Y" "TARGET_SSE2? SSE_REGS : NO_REGS"
86
 "@internal Any SSE2 register.")
87
 
88
;; Integer constant constraints.
89
(define_constraint "I"
90
  "Integer constant in the range 0 @dots{} 31, for 32-bit shifts."
91
  (and (match_code "const_int")
92
       (match_test "ival >= 0 && ival <= 31")))
93
 
94
(define_constraint "J"
95
  "Integer constant in the range 0 @dots{} 63, for 64-bit shifts."
96
  (and (match_code "const_int")
97
       (match_test "ival >= 0 && ival <= 63")))
98
 
99
(define_constraint "K"
100
  "Signed 8-bit integer constant."
101
  (and (match_code "const_int")
102
       (match_test "ival >= -128 && ival <= 127")))
103
 
104
(define_constraint "L"
105
  "@code{0xFF} or @code{0xFFFF}, for andsi as a zero-extending move."
106
  (and (match_code "const_int")
107
       (match_test "ival == 0xFF || ival == 0xFFFF")))
108
 
109
(define_constraint "M"
110
  "0, 1, 2, or 3 (shifts for the @code{lea} instruction)."
111
  (and (match_code "const_int")
112
       (match_test "ival >= 0 && ival <= 3")))
113
 
114
(define_constraint "N"
115
  "Unsigned 8-bit integer constant (for @code{in} and @code{out}
116
   instructions)."
117
  (and (match_code "const_int")
118
       (match_test "ival >= 0 && ival <= 255")))
119
 
120
(define_constraint "O"
121
  "@internal Integer constant in the range 0 @dots{} 127, for 128-bit shifts."
122
  (and (match_code "const_int")
123
       (match_test "ival >= 0 && ival <= 127")))
124
 
125
;; Floating-point constant constraints.
126
;; We allow constants even if TARGET_80387 isn't set, because the
127
;; stack register converter may need to load 0.0 into the function
128
;; value register (top of stack).
129
(define_constraint "G"
130
  "Standard 80387 floating point constant."
131
  (and (match_code "const_double")
132
       (match_test "standard_80387_constant_p (op)")))
133
 
134
;; This can theoretically be any mode's CONST0_RTX.
135
(define_constraint "C"
136
  "Standard SSE floating point constant."
137
  (match_test "standard_sse_constant_p (op)"))
138
 
139
;; Constant-or-symbol-reference constraints.
140
 
141
(define_constraint "e"
142
  "32-bit signed integer constant, or a symbolic reference known
143
   to fit that range (for immediate operands in sign-extending x86-64
144
   instructions)."
145
  (match_operand 0 "x86_64_immediate_operand"))
146
 
147
(define_constraint "Z"
148
  "32-bit unsigned integer constant, or a symbolic reference known
149
   to fit that range (for immediate operands in zero-extending x86-64
150
   instructions)."
151
  (match_operand 0 "x86_64_zext_immediate_operand"))

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.