OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [config/] [m68hc11/] [m68hc11.opt] - Blame information for rev 154

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
; Options for the Motorola 68HC11 and 68HC12 port of the compiler.
2
 
3
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
4
;
5
; This file is part of GCC.
6
;
7
; GCC is free software; you can redistribute it and/or modify it under
8
; the terms of the GNU General Public License as published by the Free
9
; Software Foundation; either version 3, or (at your option) any later
10
; version.
11
;
12
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
13
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
14
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
15
; for more details.
16
;
17
; You should have received a copy of the GNU General Public License
18
; along with GCC; see the file COPYING3.  If not see
19
; .
20
 
21
m6811
22
Target RejectNegative InverseMask(M6812, M6811)
23
Compile for a 68HC11
24
 
25
m6812
26
Target RejectNegative Mask(M6812)
27
Compile for a 68HC12
28
 
29
m68hc11
30
Target RejectNegative InverseMask(M6812)
31
Compile for a 68HC11
32
 
33
m68hc12
34
Target RejectNegative Mask(M6812) MaskExists
35
Compile for a 68HC12
36
 
37
; At the moment, there is no difference between the code generated
38
; for -m68hc12 and -m68hcs12.
39
m68hcs12
40
Target RejectNegative Mask(M6812) MaskExists
41
Compile for a 68HCS12
42
 
43
m68s12
44
Target RejectNegative Mask(M6812) MaskExists
45
Compile for a 68HCS12
46
 
47
mauto-incdec
48
Target RejectNegative Report Mask(AUTO_INC_DEC)
49
Auto pre/post decrement increment allowed
50
 
51
minmax
52
Target RejectNegative Report Mask(MIN_MAX)
53
Min/max instructions allowed
54
 
55
mlong-calls
56
Target RejectNegative Report Mask(LONG_CALLS)
57
Use call and rtc for function calls and returns
58
 
59
mnoauto-incdec
60
Target RejectNegative Report InverseMask(AUTO_INC_DEC)
61
Auto pre/post decrement increment not allowed
62
 
63
mnolong-calls
64
Target RejectNegative Report InverseMask(LONG_CALLS)
65
Use jsr and rts for function calls and returns
66
 
67
mnominmax
68
Target RejectNegative Report InverseMask(MIN_MAX)
69
Min/max instructions not allowed
70
 
71
mnorelax
72
Target RejectNegative Report InverseMask(NO_DIRECT_MODE)
73
Use direct addressing mode for soft registers
74
 
75
mnoshort
76
Target RejectNegative Report InverseMask(SHORT)
77
Compile with 32-bit integer mode
78
 
79
; Currently ignored.
80
mreg-alloc=
81
Target RejectNegative Joined
82
Specify the register allocation order
83
 
84
mrelax
85
Target RejectNegative Report Mask(NO_DIRECT_MODE)
86
Do not use direct addressing mode for soft registers
87
 
88
mshort
89
Target RejectNegative Report Mask(SHORT)
90
Compile with 16-bit integer mode
91
 
92
msoft-reg-count=
93
Target RejectNegative Joined UInteger Var(m68hc11_soft_reg_count) Init(-1)
94
Indicate the number of soft registers available

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.