OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [config/] [mips/] [vxworks.h] - Blame information for rev 199

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
/* Copyright (C) 1999, 2003, 2004, 2007 Free Software Foundation, Inc.
2
 
3
This file is part of GCC.
4
 
5
GCC is free software; you can redistribute it and/or modify
6
it under the terms of the GNU General Public License as published by
7
the Free Software Foundation; either version 3, or (at your option)
8
any later version.
9
 
10
GCC is distributed in the hope that it will be useful,
11
but WITHOUT ANY WARRANTY; without even the implied warranty of
12
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
GNU General Public License for more details.
14
 
15
You should have received a copy of the GNU General Public License
16
along with GCC; see the file COPYING3.  If not see
17
<http://www.gnu.org/licenses/>.  */
18
 
19
#undef  TARGET_VERSION
20
#define TARGET_VERSION fprintf (stderr, " (MIPS, VxWorks syntax)");
21
 
22
/* Combination of mips.h and svr4.h.  */
23
#undef  SWITCH_TAKES_ARG
24
#define SWITCH_TAKES_ARG(CHAR)          \
25
  (DEFAULT_SWITCH_TAKES_ARG (CHAR)      \
26
   || (CHAR) == 'G'                     \
27
   || (CHAR) == 'h'                     \
28
   || (CHAR) == 'x'                     \
29
   || (CHAR) == 'z')
30
 
31
#undef  ASM_SPEC
32
#define ASM_SPEC "\
33
%{!G:-G 0} %{G*} %(endian_spec) %{mips1} %{mips2} %{mips3} %{mips4} \
34
%{mips32} %{mips32r2} %{mips64} \
35
%{mips16:%{!mno-mips16:-mips16}} %{mno-mips16:-no-mips16} \
36
%(subtarget_asm_optimizing_spec) \
37
%(subtarget_asm_debugging_spec) \
38
%{mabi=*} %{!mabi*: %(asm_abi_default_spec)} \
39
%{mgp32} %{mgp64} %{march=*} %{mxgot:-xgot} \
40
%{mtune=*} %{v} \
41
%(subtarget_asm_spec)"
42
 
43
#undef LINK_SPEC
44
/* LINK_SPEC is clobbered in svr4.h. ugh!  */
45
#define LINK_SPEC "\
46
%(endian_spec) \
47
%{!G:-G 0} %{G*} %{mips1} %{mips2} %{mips3} %{mips4} %{mips32} %{mips64} \
48
%{bestGnum}"
49
 
50
#define TARGET_OS_CPP_BUILTINS()                        \
51
  do                                                    \
52
    {                                                   \
53
      builtin_define ("__vxworks");                     \
54
      builtin_assert ("system=unix");                   \
55
    }                                                   \
56
  while (0)
57
 
58
#undef SUBTARGET_CPP_SPEC
59
#define SUBTARGET_CPP_SPEC \
60
"%{!DCPU=*: %{mips3|mips4|mips64:-DCPU=MIPS64;:-DCPU=MIPS32}} \
61
  %{EL|mel:-DMIPSEL;:-DMIPSEB} \
62
  %{msoft-float:-DSOFT_FLOAT} \
63
  %{mips1:-D_WRS_R3K_EXC_SUPPORT}"
64
 
65
/* No sdata.  */
66
#undef MIPS_DEFAULT_GVALUE
67
#define MIPS_DEFAULT_GVALUE 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.