OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [config/] [or32/] [or32-protos.h] - Blame information for rev 294

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
/* Definitions of target machine for GNU compiler, OR32 cpu. */
2
 
3
#ifndef GCC_OR32_PROTOS_H
4
#define GCC_OR32_PROTOS_H
5
 
6
#include "rtl.h"
7
 
8
extern enum machine_mode  or32_cc_mode (enum rtx_code, rtx, rtx);
9
extern int                or32_branch_cost (void);
10
extern void               or32_expand_prologue (void);
11
extern void               or32_expand_epilogue (int);
12
extern void               or32_expand_sibcall (rtx, rtx, rtx);
13
extern void               or32_emit_set_const32 (rtx, rtx);
14
extern int                or32_emit_cmove (rtx, rtx, rtx, rtx);
15
extern const char *       or32_output_cmov (rtx *);
16
extern const char *       or32_output_bf (rtx *);
17
extern void               or32_print_operand (FILE *, rtx, int);
18
extern void               or32_print_operand_address (FILE *, register rtx);
19
extern const char *       or32_output_move_double (rtx * operands);
20
extern int                or32_register_move_cost (enum machine_mode, enum reg_class, enum reg_class);
21
extern int                or32_memory_move_cost (enum machine_mode, enum reg_class, int);
22
extern enum rtx_code      or32_reverse_condition (enum machine_mode, enum rtx_code);
23
extern void               or32_expand_branch (enum rtx_code code, rtx label);
24
extern int                or32_print_operand_punct_valid_p (int);
25
 
26
#endif
27
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.