OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [config/] [xtensa/] [crtn.asm] - Blame information for rev 208

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
# End of .init and .fini sections.
2
# Copyright (C) 2003 Free Software Foundation, Inc.
3
#
4
# This file is free software; you can redistribute it and/or modify it
5
# under the terms of the GNU General Public License as published by
6
# the Free Software Foundation; either version 2, or (at your option)
7
# any later version.
8
#
9
# In addition to the permissions in the GNU General Public License, the
10
# Free Software Foundation gives you unlimited permission to link the
11
# compiled version of this file into combinations with other programs,
12
# and to distribute those combinations without any restriction coming
13
# from the use of this file.  (The General Public License restrictions
14
# do apply in other respects; for example, they cover modification of
15
# the file, and distribution when not linked into a combine
16
# executable.)
17
#
18
# GCC is distributed in the hope that it will be useful, but WITHOUT ANY
19
# WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
# for more details.
22
#
23
# You should have received a copy of the GNU General Public License
24
# along with GCC; see the file COPYING.  If not, write to the Free
25
# Software Foundation, 51 Franklin Street, Fifth Floor, Boston, MA
26
# 02110-1301, USA.
27
 
28
# This file just makes sure that the .fini and .init sections do in
29
# fact return.  Users may put any desired instructions in those sections.
30
# This file is the last thing linked into any executable.
31
 
32
#include "xtensa-config.h"
33
 
34
        .section .init
35
#if XCHAL_HAVE_WINDOWED && !__XTENSA_CALL0_ABI__
36
        retw
37
#else
38
        l32i    a0, sp, 0
39
        addi    sp, sp, 32
40
        ret
41
#endif
42
 
43
        .section .fini
44
#if XCHAL_HAVE_WINDOWED && !__XTENSA_CALL0_ABI__
45
        retw
46
#else
47
        l32i    a0, sp, 0
48
        addi    sp, sp, 32
49
        ret
50
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.