OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [config/] [xtensa/] [xtensa-protos.h] - Blame information for rev 201

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
/* Prototypes of target machine for GNU compiler for Xtensa.
2
   Copyright 2001, 2002, 2003, 2004, 2005, 2007
3
   Free Software Foundation, Inc.
4
   Contributed by Bob Wilson (bwilson@tensilica.com) at Tensilica.
5
 
6
This file is part of GCC.
7
 
8
GCC is free software; you can redistribute it and/or modify it under
9
the terms of the GNU General Public License as published by the Free
10
Software Foundation; either version 3, or (at your option) any later
11
version.
12
 
13
GCC is distributed in the hope that it will be useful, but WITHOUT ANY
14
WARRANTY; without even the implied warranty of MERCHANTABILITY or
15
FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
16
for more details.
17
 
18
You should have received a copy of the GNU General Public License
19
along with GCC; see the file COPYING3.  If not see
20
<http://www.gnu.org/licenses/>.  */
21
 
22
#ifndef __XTENSA_PROTOS_H__
23
#define __XTENSA_PROTOS_H__
24
 
25
/* Functions to test whether an immediate fits in a given field.  */
26
extern bool xtensa_simm8 (HOST_WIDE_INT);
27
extern bool xtensa_simm8x256 (HOST_WIDE_INT);
28
extern bool xtensa_simm12b (HOST_WIDE_INT);
29
extern bool xtensa_b4const_or_zero (HOST_WIDE_INT);
30
extern bool xtensa_b4constu (HOST_WIDE_INT);
31
extern bool xtensa_mask_immediate (HOST_WIDE_INT);
32
extern bool xtensa_const_ok_for_letter_p (HOST_WIDE_INT, int);
33
extern bool xtensa_mem_offset (unsigned, enum machine_mode);
34
 
35
/* Functions within xtensa.c that we reference.  */
36
#ifdef RTX_CODE
37
extern int xt_true_regnum (rtx);
38
extern int xtensa_valid_move (enum machine_mode, rtx *);
39
extern int smalloffset_mem_p (rtx);
40
extern int constantpool_address_p (rtx);
41
extern int constantpool_mem_p (rtx);
42
extern void xtensa_extend_reg (rtx, rtx);
43
extern bool xtensa_extra_constraint (rtx, int);
44
extern void xtensa_expand_conditional_branch (rtx *, enum rtx_code);
45
extern int xtensa_expand_conditional_move (rtx *, int);
46
extern int xtensa_expand_scc (rtx *);
47
extern int xtensa_expand_block_move (rtx *);
48
extern void xtensa_split_operand_pair (rtx *, enum machine_mode);
49
extern int xtensa_emit_move_sequence (rtx *, enum machine_mode);
50
extern rtx xtensa_copy_incoming_a7 (rtx);
51
extern void xtensa_expand_nonlocal_goto (rtx *);
52
extern void xtensa_emit_loop_end (rtx, rtx *);
53
extern char *xtensa_emit_call (int, rtx *);
54
 
55
#ifdef TREE_CODE
56
extern void init_cumulative_args (CUMULATIVE_ARGS *, int);
57
extern void xtensa_va_start (tree, rtx);
58
#endif /* TREE_CODE */
59
 
60
extern void print_operand (FILE *, rtx, int);
61
extern void print_operand_address (FILE *, rtx);
62
extern void xtensa_output_literal (FILE *, rtx, enum machine_mode, int);
63
extern rtx xtensa_return_addr (int, rtx);
64
extern enum reg_class xtensa_preferred_reload_class (rtx, enum reg_class, int);
65
extern enum reg_class xtensa_secondary_reload_class (enum reg_class,
66
                                                     enum machine_mode, rtx,
67
                                                     int);
68
#endif /* RTX_CODE */
69
 
70
#ifdef TREE_CODE
71
extern void function_arg_advance (CUMULATIVE_ARGS *, enum machine_mode, tree);
72
extern struct rtx_def *function_arg (CUMULATIVE_ARGS *, enum machine_mode,
73
                                     tree, int);
74
#endif /* TREE_CODE */
75
 
76
extern void xtensa_setup_frame_addresses (void);
77
extern int xtensa_dbx_register_number (int);
78
extern void override_options (void);
79
extern long compute_frame_size (int);
80
extern int xtensa_frame_pointer_required (void);
81
extern void xtensa_expand_prologue (void);
82
extern void order_regs_for_local_alloc (void);
83
 
84
#endif /* !__XTENSA_PROTOS_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.