OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20010112-1.c] - Blame information for rev 247

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* Test that putting an initialized variable in a register works. */
2
 
3
#ifdef __i386__
4
#define REGISTER asm ("eax")
5
#elif defined (__arm__)
6
#define REGISTER asm ("r0")
7
#else
8
/* Put examples for other architectures here. */
9
#define REGISTER
10
#endif
11
 
12
void f() {
13
  register int i REGISTER = 3;
14
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.